The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/amd64/amd64/initcpu.c

Version: -  FREEBSD  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-2  -  FREEBSD-11-1  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-4  -  FREEBSD-10-3  -  FREEBSD-10-2  -  FREEBSD-10-1  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-3  -  FREEBSD-9-2  -  FREEBSD-9-1  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-4  -  FREEBSD-8-3  -  FREEBSD-8-2  -  FREEBSD-8-1  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-4  -  FREEBSD-7-3  -  FREEBSD-7-2  -  FREEBSD-7-1  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-4  -  FREEBSD-6-3  -  FREEBSD-6-2  -  FREEBSD-6-1  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-5  -  FREEBSD-5-4  -  FREEBSD-5-3  -  FREEBSD-5-2  -  FREEBSD-5-1  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  linux-2.6  -  linux-2.4.22  -  MK83  -  MK84  -  PLAN9  -  DFBSD  -  NETBSD  -  NETBSD5  -  NETBSD4  -  NETBSD3  -  NETBSD20  -  OPENBSD  -  xnu-517  -  xnu-792  -  xnu-792.6.70  -  xnu-1228  -  xnu-1456.1.26  -  xnu-1699.24.8  -  xnu-2050.18.24  -  OPENSOLARIS  -  minix-3-1-1 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) KATO Takenori, 1997, 1998.
    3  * 
    4  * All rights reserved.  Unpublished rights reserved under the copyright
    5  * laws of Japan.
    6  * 
    7  * Redistribution and use in source and binary forms, with or without
    8  * modification, are permitted provided that the following conditions
    9  * are met:
   10  * 
   11  * 1. Redistributions of source code must retain the above copyright
   12  *    notice, this list of conditions and the following disclaimer as
   13  *    the first lines of this file unmodified.
   14  * 2. Redistributions in binary form must reproduce the above copyright
   15  *    notice, this list of conditions and the following disclaimer in the
   16  *    documentation and/or other materials provided with the distribution.
   17  * 
   18  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
   19  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   20  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
   21  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
   22  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
   23  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
   24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
   25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   27  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   28  */
   29 
   30 #include <sys/cdefs.h>
   31 __FBSDID("$FreeBSD: releng/9.1/sys/amd64/amd64/initcpu.c 240240 2012-09-08 16:47:52Z kib $");
   32 
   33 #include "opt_cpu.h"
   34 
   35 #include <sys/param.h>
   36 #include <sys/kernel.h>
   37 #include <sys/systm.h>
   38 #include <sys/sysctl.h>
   39 
   40 #include <machine/cputypes.h>
   41 #include <machine/md_var.h>
   42 #include <machine/specialreg.h>
   43 
   44 #include <vm/vm.h>
   45 #include <vm/pmap.h>
   46 
   47 static int      hw_instruction_sse;
   48 SYSCTL_INT(_hw, OID_AUTO, instruction_sse, CTLFLAG_RD,
   49     &hw_instruction_sse, 0, "SIMD/MMX2 instructions available in CPU");
   50 /*
   51  * -1: automatic (default)
   52  *  0: keep enable CLFLUSH
   53  *  1: force disable CLFLUSH
   54  */
   55 static int      hw_clflush_disable = -1;
   56 
   57 int     cpu;                    /* Are we 386, 386sx, 486, etc? */
   58 u_int   cpu_feature;            /* Feature flags */
   59 u_int   cpu_feature2;           /* Feature flags */
   60 u_int   amd_feature;            /* AMD feature flags */
   61 u_int   amd_feature2;           /* AMD feature flags */
   62 u_int   amd_pminfo;             /* AMD advanced power management info */
   63 u_int   via_feature_rng;        /* VIA RNG features */
   64 u_int   via_feature_xcrypt;     /* VIA ACE features */
   65 u_int   cpu_high;               /* Highest arg to CPUID */
   66 u_int   cpu_exthigh;            /* Highest arg to extended CPUID */
   67 u_int   cpu_id;                 /* Stepping ID */
   68 u_int   cpu_procinfo;           /* HyperThreading Info / Brand Index / CLFUSH */
   69 u_int   cpu_procinfo2;          /* Multicore info */
   70 char    cpu_vendor[20];         /* CPU Origin code */
   71 u_int   cpu_vendor_id;          /* CPU vendor ID */
   72 u_int   cpu_fxsr;               /* SSE enabled */
   73 u_int   cpu_mxcsr_mask;         /* Valid bits in mxcsr */
   74 u_int   cpu_clflush_line_size = 32;
   75 u_int   cpu_max_ext_state_size;
   76 
   77 SYSCTL_UINT(_hw, OID_AUTO, via_feature_rng, CTLFLAG_RD,
   78         &via_feature_rng, 0, "VIA RNG feature available in CPU");
   79 SYSCTL_UINT(_hw, OID_AUTO, via_feature_xcrypt, CTLFLAG_RD,
   80         &via_feature_xcrypt, 0, "VIA xcrypt feature available in CPU");
   81 
   82 static void
   83 init_amd(void)
   84 {
   85 
   86         /*
   87          * Work around Erratum 721 for Family 10h and 12h processors.
   88          * These processors may incorrectly update the stack pointer
   89          * after a long series of push and/or near-call instructions,
   90          * or a long series of pop and/or near-return instructions.
   91          *
   92          * http://support.amd.com/us/Processor_TechDocs/41322_10h_Rev_Gd.pdf
   93          * http://support.amd.com/us/Processor_TechDocs/44739_12h_Rev_Gd.pdf
   94          *
   95          * Hypervisors do not provide access to the errata MSR,
   96          * causing #GP exception on attempt to apply the errata.  The
   97          * MSR write shall be done on host and persist globally
   98          * anyway, so do not try to do it when under virtualization.
   99          */
  100         switch (CPUID_TO_FAMILY(cpu_id)) {
  101         case 0x10:
  102         case 0x12:
  103                 if ((cpu_feature2 & CPUID2_HV) == 0)
  104                         wrmsr(0xc0011029, rdmsr(0xc0011029) | 1);
  105                 break;
  106         }
  107 }
  108 
  109 /*
  110  * Initialize special VIA features
  111  */
  112 static void
  113 init_via(void)
  114 {
  115         u_int regs[4], val;
  116 
  117         /*
  118          * Check extended CPUID for PadLock features.
  119          *
  120          * http://www.via.com.tw/en/downloads/whitepapers/initiatives/padlock/programming_guide.pdf
  121          */
  122         do_cpuid(0xc0000000, regs);
  123         if (regs[0] >= 0xc0000001) {
  124                 do_cpuid(0xc0000001, regs);
  125                 val = regs[3];
  126         } else
  127                 return;
  128 
  129         /* Enable RNG if present. */
  130         if ((val & VIA_CPUID_HAS_RNG) != 0) {
  131                 via_feature_rng = VIA_HAS_RNG;
  132                 wrmsr(0x110B, rdmsr(0x110B) | VIA_CPUID_DO_RNG);
  133         }
  134 
  135         /* Enable PadLock if present. */
  136         if ((val & VIA_CPUID_HAS_ACE) != 0)
  137                 via_feature_xcrypt |= VIA_HAS_AES;
  138         if ((val & VIA_CPUID_HAS_ACE2) != 0)
  139                 via_feature_xcrypt |= VIA_HAS_AESCTR;
  140         if ((val & VIA_CPUID_HAS_PHE) != 0)
  141                 via_feature_xcrypt |= VIA_HAS_SHA;
  142         if ((val & VIA_CPUID_HAS_PMM) != 0)
  143                 via_feature_xcrypt |= VIA_HAS_MM;
  144         if (via_feature_xcrypt != 0)
  145                 wrmsr(0x1107, rdmsr(0x1107) | (1 << 28));
  146 }
  147 
  148 /*
  149  * Initialize CPU control registers
  150  */
  151 void
  152 initializecpu(void)
  153 {
  154         uint64_t msr;
  155 
  156         if ((cpu_feature & CPUID_XMM) && (cpu_feature & CPUID_FXSR)) {
  157                 load_cr4(rcr4() | CR4_FXSR | CR4_XMM);
  158                 cpu_fxsr = hw_instruction_sse = 1;
  159         }
  160         if ((amd_feature & AMDID_NX) != 0) {
  161                 msr = rdmsr(MSR_EFER) | EFER_NXE;
  162                 wrmsr(MSR_EFER, msr);
  163                 pg_nx = PG_NX;
  164         }
  165         switch (cpu_vendor_id) {
  166         case CPU_VENDOR_AMD:
  167                 init_amd();
  168                 break;
  169         case CPU_VENDOR_CENTAUR:
  170                 init_via();
  171                 break;
  172         }
  173 }
  174 
  175 void
  176 initializecpucache()
  177 {
  178 
  179         /*
  180          * CPUID with %eax = 1, %ebx returns
  181          * Bits 15-8: CLFLUSH line size
  182          *      (Value * 8 = cache line size in bytes)
  183          */
  184         if ((cpu_feature & CPUID_CLFSH) != 0)
  185                 cpu_clflush_line_size = ((cpu_procinfo >> 8) & 0xff) * 8;
  186         /*
  187          * XXXKIB: (temporary) hack to work around traps generated
  188          * when CLFLUSHing APIC register window under virtualization
  189          * environments.  These environments tend to disable the
  190          * CPUID_SS feature even though the native CPU supports it.
  191          */
  192         TUNABLE_INT_FETCH("hw.clflush_disable", &hw_clflush_disable);
  193         if (vm_guest != VM_GUEST_NO && hw_clflush_disable == -1)
  194                 cpu_feature &= ~CPUID_CLFSH;
  195         /*
  196          * Allow to disable CLFLUSH feature manually by
  197          * hw.clflush_disable tunable.
  198          */
  199         if (hw_clflush_disable == 1)
  200                 cpu_feature &= ~CPUID_CLFSH;
  201 }

Cache object: b100ffcbf3a134a2e39775ca7437e0fd


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.