1 /*-
2 * Copyright (c) 1989, 1990 William F. Jolitz.
3 * Copyright (c) 1990 The Regents of the University of California.
4 * All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
8 * are met:
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * 4. Neither the name of the University nor the names of its contributors
15 * may be used to endorse or promote products derived from this software
16 * without specific prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
19 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
22 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
24 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
25 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
26 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
27 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28 * SUCH DAMAGE.
29 *
30 * from: vector.s, 386BSD 0.1 unknown origin
31 * $FreeBSD$
32 */
33
34 /*
35 * Interrupt entry points for external interrupts triggered by the 8259A
36 * master and slave interrupt controllers.
37 */
38
39 #include <machine/asmacros.h>
40
41 #include "assym.s"
42
43 /*
44 * Macros for interrupt interrupt entry, call to handler, and exit.
45 */
46 #define INTR(irq_num, vec_name) \
47 .text ; \
48 SUPERALIGN_TEXT ; \
49 IDTVEC(vec_name) ; \
50 subq $TF_RIP,%rsp ; /* skip dummy tf_err and tf_trapno */ \
51 testb $SEL_RPL_MASK,TF_CS(%rsp) ; /* come from kernel? */ \
52 jz 1f ; /* Yes, dont swapgs again */ \
53 swapgs ; \
54 1: movq %rdi,TF_RDI(%rsp) ; \
55 movq %rsi,TF_RSI(%rsp) ; \
56 movq %rdx,TF_RDX(%rsp) ; \
57 movq %rcx,TF_RCX(%rsp) ; \
58 movq %r8,TF_R8(%rsp) ; \
59 movq %r9,TF_R9(%rsp) ; \
60 movq %rax,TF_RAX(%rsp) ; \
61 movq %rbx,TF_RBX(%rsp) ; \
62 movq %rbp,TF_RBP(%rsp) ; \
63 movq %r10,TF_R10(%rsp) ; \
64 movq %r11,TF_R11(%rsp) ; \
65 movq %r12,TF_R12(%rsp) ; \
66 movq %r13,TF_R13(%rsp) ; \
67 movq %r14,TF_R14(%rsp) ; \
68 movq %r15,TF_R15(%rsp) ; \
69 FAKE_MCOUNT(TF_RIP(%rsp)) ; \
70 movq $irq_num, %rdi; /* pass the IRQ */ \
71 call atpic_handle_intr ; \
72 MEXITCOUNT ; \
73 jmp doreti
74
75 INTR(0, atpic_intr0)
76 INTR(1, atpic_intr1)
77 INTR(2, atpic_intr2)
78 INTR(3, atpic_intr3)
79 INTR(4, atpic_intr4)
80 INTR(5, atpic_intr5)
81 INTR(6, atpic_intr6)
82 INTR(7, atpic_intr7)
83 INTR(8, atpic_intr8)
84 INTR(9, atpic_intr9)
85 INTR(10, atpic_intr10)
86 INTR(11, atpic_intr11)
87 INTR(12, atpic_intr12)
88 INTR(13, atpic_intr13)
89 INTR(14, atpic_intr14)
90 INTR(15, atpic_intr15)
Cache object: 54b4b8fc7128e9f7f6c2565ac7775dd8
|