The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/arm/arm/pmu_fdt.c

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2015 Ruslan Bukin <br@bsdpad.com>
    3  * All rights reserved.
    4  *
    5  * This software was developed by SRI International and the University of
    6  * Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-10-C-0237)
    7  * ("CTSRD"), as part of the DARPA CRASH research programme.
    8  *
    9  * Redistribution and use in source and binary forms, with or without
   10  * modification, are permitted provided that the following conditions
   11  * are met:
   12  * 1. Redistributions of source code must retain the above copyright
   13  *    notice, this list of conditions and the following disclaimer.
   14  * 2. Redistributions in binary form must reproduce the above copyright
   15  *    notice, this list of conditions and the following disclaimer in the
   16  *    documentation and/or other materials provided with the distribution.
   17  *
   18  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   19  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   20  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   21  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   22  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   23  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   24  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   25  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   26  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   27  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   28  * SUCH DAMAGE.
   29  */
   30 
   31 #include <sys/cdefs.h>
   32 __FBSDID("$FreeBSD$");
   33 
   34 #include <sys/param.h>
   35 #include <sys/systm.h>
   36 #include <sys/bus.h>
   37 #include <sys/kernel.h>
   38 #include <sys/module.h>
   39 #include <sys/rman.h>
   40 
   41 #include <dev/ofw/openfirm.h>
   42 #include <dev/ofw/ofw_bus.h>
   43 #include <dev/ofw/ofw_bus_subr.h>
   44 
   45 #include "pmu.h"
   46 
   47 static struct ofw_compat_data compat_data[] = {
   48         {"arm,armv8-pmuv3",     1},
   49         {"arm,cortex-a77-pmu",  1},
   50         {"arm,cortex-a76-pmu",  1},
   51         {"arm,cortex-a75-pmu",  1},
   52         {"arm,cortex-a73-pmu",  1},
   53         {"arm,cortex-a72-pmu",  1},
   54         {"arm,cortex-a65-pmu",  1},
   55         {"arm,cortex-a57-pmu",  1},
   56         {"arm,cortex-a55-pmu",  1},
   57         {"arm,cortex-a53-pmu",  1},
   58         {"arm,cortex-a34-pmu",  1},
   59 
   60         {"arm,cortex-a17-pmu",  1},
   61         {"arm,cortex-a15-pmu",  1},
   62         {"arm,cortex-a12-pmu",  1},
   63         {"arm,cortex-a9-pmu",   1},
   64         {"arm,cortex-a8-pmu",   1},
   65         {"arm,cortex-a7-pmu",   1},
   66         {"arm,cortex-a5-pmu",   1},
   67         {"arm,arm11mpcore-pmu", 1},
   68         {"arm,arm1176-pmu",     1},
   69         {"arm,arm1136-pmu",     1},
   70         {"qcom,krait-pmu",      1},
   71         {NULL,                  0}
   72 };
   73 
   74 static int
   75 pmu_fdt_probe(device_t dev)
   76 {
   77 
   78         if (!ofw_bus_status_okay(dev))
   79                 return (ENXIO);
   80 
   81         if (ofw_bus_search_compatible(dev, compat_data)->ocd_data != 0) {
   82                 device_set_desc(dev, "Performance Monitoring Unit");
   83                 return (BUS_PROBE_DEFAULT);
   84         }
   85 
   86         return (ENXIO);
   87 }
   88 
   89 static int
   90 pmu_parse_affinity(device_t dev, struct pmu_softc *sc, struct pmu_intr *irq,
   91     phandle_t xref, uint32_t mpidr)
   92 {
   93         struct pcpu *pcpu;
   94         int i, err;
   95 
   96 
   97         if (xref  != 0) {
   98                 err = OF_getencprop(OF_node_from_xref(xref), "reg", &mpidr,
   99                     sizeof(mpidr));
  100                 if (err < 0) {
  101                         device_printf(dev, "missing 'reg' property\n");
  102                                 return (ENXIO);
  103                 }
  104         }
  105 
  106         for (i = 0; i < MAXCPU; i++) {
  107                 pcpu = pcpu_find(i);
  108                 if (pcpu != NULL && pcpu->pc_mpidr == mpidr) {
  109                         irq->cpuid = i;
  110                         return (0);
  111                 }
  112         }
  113 
  114         device_printf(dev, "Cannot find CPU with MPIDR: 0x%08X\n", mpidr);
  115         return (ENXIO);
  116 }
  117 
  118 static int
  119 pmu_parse_intr(device_t dev, struct pmu_softc *sc)
  120 {
  121         bool has_affinity;
  122         phandle_t node, *cpus;
  123         int rid, err, ncpus, i;
  124 
  125 
  126         node = ofw_bus_get_node(dev);
  127         has_affinity = OF_hasprop(node, "interrupt-affinity");
  128 
  129         for (i = 0; i < MAX_RLEN; i++)
  130                 sc->irq[i].cpuid = -1;
  131 
  132         cpus = NULL;
  133         if (has_affinity) {
  134                 ncpus = OF_getencprop_alloc_multi(node, "interrupt-affinity",
  135                     sizeof(*cpus), (void **)&cpus);
  136                 if (ncpus < 0) {
  137                         device_printf(dev,
  138                             "Cannot read interrupt affinity property\n");
  139                         return (ENXIO);
  140                 }
  141         }
  142 
  143         /* Process first interrupt */
  144         rid = 0;
  145         sc->irq[0].res = bus_alloc_resource_any(dev, SYS_RES_IRQ, &rid,
  146             RF_ACTIVE | RF_SHAREABLE);
  147 
  148         if (sc->irq[0].res == NULL) {
  149                 device_printf(dev, "Cannot get interrupt\n");
  150                 err = ENXIO;
  151                 goto done;
  152         }
  153 
  154         /* Check if PMU have one per-CPU interrupt */
  155         if (intr_is_per_cpu(sc->irq[0].res)) {
  156                 if (has_affinity) {
  157                         device_printf(dev,
  158                             "Per CPU interupt have declared affinity\n");
  159                         err = ENXIO;
  160                         goto done;
  161                 }
  162                 return (0);
  163         }
  164 
  165         /*
  166          * PMU with set of generic interrupts (one per core)
  167          * Each one must be binded to exact core.
  168          */
  169         err = pmu_parse_affinity(dev, sc, sc->irq + 0,
  170             has_affinity ? cpus[0] : 0, 0);
  171         if (err != 0) {
  172                 device_printf(dev, "Cannot parse affinity for CPUid: 0\n");
  173                 goto done;
  174         }
  175 
  176         for (i = 1; i < MAX_RLEN; i++) {
  177                 rid = i;
  178                 sc->irq[i].res = bus_alloc_resource_any(dev, SYS_RES_IRQ,
  179                     &rid, RF_ACTIVE | RF_SHAREABLE);
  180                 if (sc->irq[i].res == NULL)
  181                         break;
  182 
  183                 if (intr_is_per_cpu(sc->irq[i].res))
  184                 {
  185                         device_printf(dev, "Unexpected per CPU interupt\n");
  186                         err = ENXIO;
  187                         goto done;
  188                 }
  189 
  190                 if (has_affinity && i >= ncpus) {
  191                         device_printf(dev, "Missing value in interrupt "
  192                             "affinity property\n");
  193                         err = ENXIO;
  194                         goto done;
  195                 }
  196 
  197                 err = pmu_parse_affinity(dev, sc, sc->irq + i,
  198                     has_affinity ? cpus[i] : 0, i);
  199                 if (err != 0) {
  200                         device_printf(dev,
  201                            "Cannot parse affinity for CPUid: %d.\n", i);
  202                         goto done;
  203                 }
  204         }
  205         err = 0;
  206 done:
  207         OF_prop_free(cpus);
  208         return (err);
  209 }
  210 
  211 static int
  212 pmu_fdt_attach(device_t dev)
  213 {
  214         struct pmu_softc *sc;
  215         int err;
  216 
  217         sc = device_get_softc(dev);
  218         err = pmu_parse_intr(dev, sc);
  219         if (err != 0)
  220                 return (err);
  221 
  222         return (pmu_attach(dev));
  223 }
  224 
  225 static device_method_t pmu_fdt_methods[] = {
  226         DEVMETHOD(device_probe,         pmu_fdt_probe),
  227         DEVMETHOD(device_attach,        pmu_fdt_attach),
  228         { 0, 0 }
  229 };
  230 
  231 static driver_t pmu_fdt_driver = {
  232         "pmu",
  233         pmu_fdt_methods,
  234         sizeof(struct pmu_softc),
  235 };
  236 
  237 static devclass_t pmu_fdt_devclass;
  238 
  239 DRIVER_MODULE(pmu, simplebus, pmu_fdt_driver, pmu_fdt_devclass, 0, 0);

Cache object: 7c896de2feb95c26a16cf18e9bf0c385


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.