1 /*-
2 * Copyright (c) 2013-2014 Ruslan Bukin <br@bsdpad.com>
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 *
14 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
17 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
24 * SUCH DAMAGE.
25 */
26
27 /*
28 * Vybrid Family Clock Controller Module (CCM)
29 * Chapter 10, Vybrid Reference Manual, Rev. 5, 07/2013
30 */
31
32 #include <sys/cdefs.h>
33 __FBSDID("$FreeBSD: releng/10.3/sys/arm/freescale/vybrid/vf_ccm.c 266203 2014-05-16 00:14:50Z ian $");
34
35 #include <sys/param.h>
36 #include <sys/systm.h>
37 #include <sys/bus.h>
38 #include <sys/kernel.h>
39 #include <sys/module.h>
40 #include <sys/malloc.h>
41 #include <sys/rman.h>
42 #include <sys/timeet.h>
43 #include <sys/timetc.h>
44 #include <sys/watchdog.h>
45
46 #include <dev/fdt/fdt_common.h>
47 #include <dev/ofw/openfirm.h>
48 #include <dev/ofw/ofw_bus.h>
49 #include <dev/ofw/ofw_bus_subr.h>
50
51 #include <machine/bus.h>
52 #include <machine/fdt.h>
53 #include <machine/cpu.h>
54 #include <machine/intr.h>
55
56 #include <arm/freescale/vybrid/vf_common.h>
57
58 #define CCM_CCR 0x00 /* Control Register */
59 #define CCM_CSR 0x04 /* Status Register */
60 #define CCM_CCSR 0x08 /* Clock Switcher Register */
61 #define CCM_CACRR 0x0C /* ARM Clock Root Register */
62 #define CCM_CSCMR1 0x10 /* Serial Clock Multiplexer Register 1 */
63 #define CCM_CSCDR1 0x14 /* Serial Clock Divider Register 1 */
64 #define CCM_CSCDR2 0x18 /* Serial Clock Divider Register 2 */
65 #define CCM_CSCDR3 0x1C /* Serial Clock Divider Register 3 */
66 #define CCM_CSCMR2 0x20 /* Serial Clock Multiplexer Register 2 */
67 #define CCM_CTOR 0x28 /* Testing Observability Register */
68 #define CCM_CLPCR 0x2C /* Low Power Control Register */
69 #define CCM_CISR 0x30 /* Interrupt Status Register */
70 #define CCM_CIMR 0x34 /* Interrupt Mask Register */
71 #define CCM_CCOSR 0x38 /* Clock Output Source Register */
72 #define CCM_CGPR 0x3C /* General Purpose Register */
73
74 #define CCM_CCGRN 12
75 #define CCM_CCGR(n) (0x40 + (n * 0x04)) /* Clock Gating Register */
76 #define CCM_CMEOR(n) (0x70 + (n * 0x70)) /* Module Enable Override */
77 #define CCM_CCPGR(n) (0x90 + (n * 0x04)) /* Platform Clock Gating */
78
79 #define CCM_CPPDSR 0x88 /* PLL PFD Disable Status Register */
80 #define CCM_CCOWR 0x8C /* CORE Wakeup Register */
81
82 #define PLL3_PFD4_EN (1 << 31)
83 #define PLL3_PFD3_EN (1 << 30)
84 #define PLL3_PFD2_EN (1 << 29)
85 #define PLL3_PFD1_EN (1 << 28)
86 #define PLL2_PFD4_EN (1 << 15)
87 #define PLL2_PFD3_EN (1 << 14)
88 #define PLL2_PFD2_EN (1 << 13)
89 #define PLL2_PFD1_EN (1 << 12)
90 #define PLL1_PFD4_EN (1 << 11)
91 #define PLL1_PFD3_EN (1 << 10)
92 #define PLL1_PFD2_EN (1 << 9)
93 #define PLL1_PFD1_EN (1 << 8)
94
95 /* CCM_CCR */
96 #define FIRC_EN (1 << 16)
97 #define FXOSC_EN (1 << 12)
98 #define FXOSC_RDY (1 << 5)
99
100 /* CCM_CSCDR1 */
101 #define ENET_TS_EN (1 << 23)
102 #define RMII_CLK_EN (1 << 24)
103 #define SAI3_EN (1 << 19)
104
105 /* CCM_CSCDR2 */
106 #define ESAI_EN (1 << 30)
107 #define ESDHC1_EN (1 << 29)
108 #define ESDHC0_EN (1 << 28)
109 #define NFC_EN (1 << 9)
110 #define ESDHC1_DIV_S 20
111 #define ESDHC1_DIV_M 0xf
112 #define ESDHC0_DIV_S 16
113 #define ESDHC0_DIV_M 0xf
114
115 /* CCM_CSCDR3 */
116 #define DCU0_EN (1 << 19)
117
118 #define QSPI1_EN (1 << 12)
119 #define QSPI1_DIV (1 << 11)
120 #define QSPI1_X2_DIV (1 << 10)
121 #define QSPI1_X4_DIV_M 0x3
122 #define QSPI1_X4_DIV_S 8
123
124 #define QSPI0_EN (1 << 4)
125 #define QSPI0_DIV (1 << 3)
126 #define QSPI0_X2_DIV (1 << 2)
127 #define QSPI0_X4_DIV_M 0x3
128 #define QSPI0_X4_DIV_S 0
129
130 #define SAI3_DIV_SHIFT 12
131 #define SAI3_DIV_MASK 0xf
132 #define ESAI_DIV_SHIFT 24
133 #define ESAI_DIV_MASK 0xf
134
135 #define PLL4_CLK_DIV_SHIFT 6
136 #define PLL4_CLK_DIV_MASK 0x7
137
138 #define IPG_CLK_DIV_SHIFT 11
139 #define IPG_CLK_DIV_MASK 0x3
140
141 #define ESAI_CLK_SEL_SHIFT 20
142 #define ESAI_CLK_SEL_MASK 0x3
143
144 #define SAI3_CLK_SEL_SHIFT 6
145 #define SAI3_CLK_SEL_MASK 0x3
146
147 #define CKO1_EN (1 << 10)
148 #define CKO1_DIV_MASK 0xf
149 #define CKO1_DIV_SHIFT 6
150 #define CKO1_SEL_MASK 0x3f
151 #define CKO1_SEL_SHIFT 0
152 #define CKO1_PLL4_MAIN 0x6
153 #define CKO1_PLL4_DIVD 0x7
154
155 struct clk {
156 uint32_t reg;
157 uint32_t enable_reg;
158 uint32_t div_mask;
159 uint32_t div_shift;
160 uint32_t div_val;
161 uint32_t sel_reg;
162 uint32_t sel_mask;
163 uint32_t sel_shift;
164 uint32_t sel_val;
165 };
166
167 static struct clk ipg_clk = {
168 .reg = CCM_CACRR,
169 .enable_reg = 0,
170 .div_mask = IPG_CLK_DIV_MASK,
171 .div_shift = IPG_CLK_DIV_SHIFT,
172 .div_val = 1, /* Divide by 2 */
173 .sel_reg = 0,
174 .sel_mask = 0,
175 .sel_shift = 0,
176 .sel_val = 0,
177 };
178
179 /*
180 PLL4 clock divider (before switching the clocks should be gated)
181 000 Divide by 1 (only if PLL frequency less than or equal to 650 MHz)
182 001 Divide by 4
183 010 Divide by 6
184 011 Divide by 8
185 100 Divide by 10
186 101 Divide by 12
187 110 Divide by 14
188 111 Divide by 16
189 */
190
191 static struct clk pll4_clk = {
192 .reg = CCM_CACRR,
193 .enable_reg = 0,
194 .div_mask = PLL4_CLK_DIV_MASK,
195 .div_shift = PLL4_CLK_DIV_SHIFT,
196 .div_val = 5, /* Divide by 12 */
197 .sel_reg = 0,
198 .sel_mask = 0,
199 .sel_shift = 0,
200 .sel_val = 0,
201 };
202
203 static struct clk sai3_clk = {
204 .reg = CCM_CSCDR1,
205 .enable_reg = SAI3_EN,
206 .div_mask = SAI3_DIV_MASK,
207 .div_shift = SAI3_DIV_SHIFT,
208 .div_val = 1,
209 .sel_reg = CCM_CSCMR1,
210 .sel_mask = SAI3_CLK_SEL_MASK,
211 .sel_shift = SAI3_CLK_SEL_SHIFT,
212 .sel_val = 0x3, /* Divided PLL4 main clock */
213 };
214
215 static struct clk cko1_clk = {
216 .reg = CCM_CCOSR,
217 .enable_reg = CKO1_EN,
218 .div_mask = CKO1_DIV_MASK,
219 .div_shift = CKO1_DIV_SHIFT,
220 .div_val = 1,
221 .sel_reg = CCM_CCOSR,
222 .sel_mask = CKO1_SEL_MASK,
223 .sel_shift = CKO1_SEL_SHIFT,
224 .sel_val = CKO1_PLL4_DIVD,
225 };
226
227 static struct clk esdhc0_clk = {
228 .reg = CCM_CSCDR2,
229 .enable_reg = ESDHC0_EN,
230 .div_mask = ESDHC0_DIV_M,
231 .div_shift = ESDHC0_DIV_S,
232 .div_val = 0x9,
233 .sel_reg = 0,
234 .sel_mask = 0,
235 .sel_shift = 0,
236 .sel_val = 0,
237 };
238
239 static struct clk esdhc1_clk = {
240 .reg = CCM_CSCDR2,
241 .enable_reg = ESDHC1_EN,
242 .div_mask = ESDHC1_DIV_M,
243 .div_shift = ESDHC1_DIV_S,
244 .div_val = 0x9,
245 .sel_reg = 0,
246 .sel_mask = 0,
247 .sel_shift = 0,
248 .sel_val = 0,
249 };
250
251 static struct clk qspi0_clk = {
252 .reg = CCM_CSCDR3,
253 .enable_reg = QSPI0_EN,
254 .div_mask = 0,
255 .div_shift = 0,
256 .div_val = 0,
257 .sel_reg = 0,
258 .sel_mask = 0,
259 .sel_shift = 0,
260 .sel_val = 0,
261 };
262
263 static struct clk dcu0_clk = {
264 .reg = CCM_CSCDR3,
265 .enable_reg = DCU0_EN,
266 .div_mask = 0x7,
267 .div_shift = 16, /* DCU0_DIV */
268 .div_val = 0, /* divide by 1 */
269 .sel_reg = 0,
270 .sel_mask = 0,
271 .sel_shift = 0,
272 .sel_val = 0,
273 };
274
275 static struct clk enet_clk = {
276 .reg = CCM_CSCDR1,
277 .enable_reg = (ENET_TS_EN | RMII_CLK_EN),
278 .div_mask = 0,
279 .div_shift = 0,
280 .div_val = 0,
281 .sel_reg = 0,
282 .sel_mask = 0,
283 .sel_shift = 0,
284 .sel_val = 0,
285 };
286
287 static struct clk nand_clk = {
288 .reg = CCM_CSCDR2,
289 .enable_reg = NFC_EN,
290 .div_mask = 0,
291 .div_shift = 0,
292 .div_val = 0,
293 .sel_reg = 0,
294 .sel_mask = 0,
295 .sel_shift = 0,
296 .sel_val = 0,
297 };
298
299 /*
300 Divider to generate ESAI clock
301 0000 Divide by 1
302 0001 Divide by 2
303 ... ...
304 1111 Divide by 16
305 */
306
307 static struct clk esai_clk = {
308 .reg = CCM_CSCDR2,
309 .enable_reg = ESAI_EN,
310 .div_mask = ESAI_DIV_MASK,
311 .div_shift = ESAI_DIV_SHIFT,
312 .div_val = 3, /* Divide by 4 */
313 .sel_reg = CCM_CSCMR1,
314 .sel_mask = ESAI_CLK_SEL_MASK,
315 .sel_shift = ESAI_CLK_SEL_SHIFT,
316 .sel_val = 0x3, /* Divided PLL4 main clock */
317 };
318
319 struct clock_entry {
320 char *name;
321 struct clk *clk;
322 };
323
324 static struct clock_entry clock_map[] = {
325 {"ipg", &ipg_clk},
326 {"pll4", &pll4_clk},
327 {"sai3", &sai3_clk},
328 {"cko1", &cko1_clk},
329 {"esdhc0", &esdhc0_clk},
330 {"esdhc1", &esdhc1_clk},
331 {"qspi0", &qspi0_clk},
332 {"dcu0", &dcu0_clk},
333 {"enet", &enet_clk},
334 {"nand", &nand_clk},
335 {"esai", &esai_clk},
336 {NULL, NULL}
337 };
338
339 struct ccm_softc {
340 struct resource *res[1];
341 bus_space_tag_t bst;
342 bus_space_handle_t bsh;
343 device_t dev;
344 };
345
346 static struct resource_spec ccm_spec[] = {
347 { SYS_RES_MEMORY, 0, RF_ACTIVE },
348 { -1, 0 }
349 };
350
351 static int
352 ccm_probe(device_t dev)
353 {
354
355 if (!ofw_bus_status_okay(dev))
356 return (ENXIO);
357
358 if (!ofw_bus_is_compatible(dev, "fsl,mvf600-ccm"))
359 return (ENXIO);
360
361 device_set_desc(dev, "Vybrid Family CCM Unit");
362 return (BUS_PROBE_DEFAULT);
363 }
364
365 static int
366 set_clock(struct ccm_softc *sc, char *name)
367 {
368 struct clk *clk;
369 int reg;
370 int i;
371
372 for (i = 0; clock_map[i].name != NULL; i++) {
373 if (strcmp(clock_map[i].name, name) == 0) {
374 #if 0
375 device_printf(sc->dev, "Configuring %s clk\n", name);
376 #endif
377 clk = clock_map[i].clk;
378 if (clk->sel_reg != 0) {
379 reg = READ4(sc, clk->sel_reg);
380 reg &= ~(clk->sel_mask << clk->sel_shift);
381 reg |= (clk->sel_val << clk->sel_shift);
382 WRITE4(sc, clk->sel_reg, reg);
383 };
384
385 reg = READ4(sc, clk->reg);
386 reg |= clk->enable_reg;
387 reg &= ~(clk->div_mask << clk->div_shift);
388 reg |= (clk->div_val << clk->div_shift);
389 WRITE4(sc, clk->reg, reg);
390 };
391 };
392
393 return (0);
394 }
395
396 static int
397 ccm_fdt_set(struct ccm_softc *sc)
398 {
399 phandle_t child, parent, root;
400 int len;
401 char *fdt_config, *name;
402
403 root = OF_finddevice("/");
404 len = 0;
405 parent = root;
406
407 /* Find 'clock_names' prop in the tree */
408 for (child = OF_child(parent); child != 0; child = OF_peer(child)) {
409
410 /* Find a 'leaf'. Start the search from this node. */
411 while (OF_child(child)) {
412 parent = child;
413 child = OF_child(child);
414 }
415
416 if (!fdt_is_enabled(child))
417 continue;
418
419 if ((len = OF_getproplen(child, "clock_names")) > 0) {
420 len = OF_getproplen(child, "clock_names");
421 OF_getprop_alloc(child, "clock_names", 1,
422 (void **)&fdt_config);
423
424 while (len > 0) {
425 name = fdt_config;
426 fdt_config += strlen(name) + 1;
427 len -= strlen(name) + 1;
428 set_clock(sc, name);
429 };
430 };
431
432 if (OF_peer(child) == 0) {
433 /* No more siblings. */
434 child = parent;
435 parent = OF_parent(child);
436 }
437 }
438
439 return (0);
440 }
441
442 static int
443 ccm_attach(device_t dev)
444 {
445 struct ccm_softc *sc;
446 int reg;
447 int i;
448
449 sc = device_get_softc(dev);
450 sc->dev = dev;
451
452 if (bus_alloc_resources(dev, ccm_spec, sc->res)) {
453 device_printf(dev, "could not allocate resources\n");
454 return (ENXIO);
455 }
456
457 /* Memory interface */
458 sc->bst = rman_get_bustag(sc->res[0]);
459 sc->bsh = rman_get_bushandle(sc->res[0]);
460
461 /* Enable oscillator */
462 reg = READ4(sc, CCM_CCR);
463 reg |= (FIRC_EN | FXOSC_EN);
464 WRITE4(sc, CCM_CCR, reg);
465
466 /* Wait 10 times */
467 for (i = 0; i < 10; i++) {
468 if (READ4(sc, CCM_CSR) & FXOSC_RDY) {
469 device_printf(sc->dev, "On board oscillator is ready.\n");
470 break;
471 }
472
473 cpufunc_nullop();
474 }
475
476 /* Clock is on during all modes, except stop mode. */
477 for (i = 0; i < CCM_CCGRN; i++) {
478 WRITE4(sc, CCM_CCGR(i), 0xffffffff);
479 }
480
481 /* Take and apply FDT clocks */
482 ccm_fdt_set(sc);
483
484 return (0);
485 }
486
487 static device_method_t ccm_methods[] = {
488 DEVMETHOD(device_probe, ccm_probe),
489 DEVMETHOD(device_attach, ccm_attach),
490 { 0, 0 }
491 };
492
493 static driver_t ccm_driver = {
494 "ccm",
495 ccm_methods,
496 sizeof(struct ccm_softc),
497 };
498
499 static devclass_t ccm_devclass;
500
501 DRIVER_MODULE(ccm, simplebus, ccm_driver, ccm_devclass, 0, 0);
Cache object: cc5d6af7c5f711158eb34feed69e63a3
|