1 /*-
2 * Copyright (c) 1994-1998 Mark Brinicombe.
3 * Copyright (c) 1994 Brini.
4 * All rights reserved.
5 *
6 * This code is derived from software written for Brini by Mark Brinicombe
7 *
8 * Redistribution and use in source and binary forms, with or without
9 * modification, are permitted provided that the following conditions
10 * are met:
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in the
15 * documentation and/or other materials provided with the distribution.
16 * 3. All advertising materials mentioning features or use of this software
17 * must display the following acknowledgement:
18 * This product includes software developed by Brini.
19 * 4. The name of the company nor the name of the author may be used to
20 * endorse or promote products derived from this software without specific
21 * prior written permission.
22 *
23 * THIS SOFTWARE IS PROVIDED BY BRINI ``AS IS'' AND ANY EXPRESS OR IMPLIED
24 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
25 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
26 * IN NO EVENT SHALL BRINI OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
27 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
29 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
30 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
31 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
32 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
33 * SUCH DAMAGE.
34 *
35 * from: FreeBSD: //depot/projects/arm/src/sys/arm/at91/kb920x_machdep.c, rev 45
36 */
37
38 #include "opt_ddb.h"
39 #include "opt_platform.h"
40
41 #include <sys/cdefs.h>
42 __FBSDID("$FreeBSD: releng/10.0/sys/arm/lpc/lpc_machdep.c 242531 2012-11-03 22:39:07Z andrew $");
43
44 #define _ARM32_BUS_DMA_PRIVATE
45 #include <sys/param.h>
46 #include <sys/systm.h>
47 #include <sys/bus.h>
48
49 #include <vm/vm.h>
50 #include <vm/pmap.h>
51
52 #include <machine/bus.h>
53 #include <machine/frame.h> /* For trapframe_t, used in <machine/machdep.h> */
54 #include <machine/machdep.h>
55 #include <machine/pmap.h>
56
57 #include <arm/lpc/lpcreg.h>
58 #include <arm/lpc/lpcvar.h>
59
60 #include <dev/fdt/fdt_common.h>
61 #include <dev/ic/ns16550.h>
62
63 vm_offset_t
64 initarm_lastaddr(void)
65 {
66
67 if (fdt_immr_addr(LPC_DEV_BASE) != 0)
68 while (1);
69
70 /* Platform-specific initialisation */
71 return (fdt_immr_va - ARM_NOCACHE_KVA_SIZE);
72 }
73
74 void
75 initarm_gpio_init(void)
76 {
77
78 /*
79 * Set initial values of GPIO output ports
80 */
81 platform_gpio_init();
82 }
83
84 void
85 initarm_late_init(void)
86 {
87 }
88
89 #define FDT_DEVMAP_MAX (1 + 2 + 1 + 1)
90 static struct pmap_devmap fdt_devmap[FDT_DEVMAP_MAX] = {
91 { 0, 0, 0, 0, 0, }
92 };
93
94 /*
95 * Construct pmap_devmap[] with DT-derived config data.
96 */
97 int
98 platform_devmap_init(void)
99 {
100
101 /*
102 * IMMR range.
103 */
104 fdt_devmap[0].pd_va = fdt_immr_va;
105 fdt_devmap[0].pd_pa = fdt_immr_pa;
106 fdt_devmap[0].pd_size = fdt_immr_size;
107 fdt_devmap[0].pd_prot = VM_PROT_READ | VM_PROT_WRITE;
108 fdt_devmap[0].pd_cache = PTE_NOCACHE;
109
110 pmap_devmap_bootstrap_table = &fdt_devmap[0];
111 return (0);
112 }
113
114 struct arm32_dma_range *
115 bus_dma_get_range(void)
116 {
117
118 return (NULL);
119 }
120
121 int
122 bus_dma_get_range_nb(void)
123 {
124
125 return (0);
126 }
127
128 void
129 cpu_reset(void)
130 {
131 /* Enable WDT */
132 bus_space_write_4(fdtbus_bs_tag,
133 LPC_CLKPWR_BASE, LPC_CLKPWR_TIMCLK_CTRL,
134 LPC_CLKPWR_TIMCLK_CTRL_WATCHDOG);
135
136 /* Instant assert of RESETOUT_N with pulse length 1ms */
137 bus_space_write_4(fdtbus_bs_tag, LPC_WDTIM_BASE, LPC_WDTIM_PULSE, 13000);
138 bus_space_write_4(fdtbus_bs_tag, LPC_WDTIM_BASE, LPC_WDTIM_MCTRL, 0x70);
139
140 for (;;);
141 }
142
Cache object: 79e5c0861cc9d33947a0194d78ca0e54
|