armadaxp_mp.c

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 /*-
    2  * Copyright (c) 2011 Semihalf.
    3  * All rights reserved.
    4  *
    5  * Redistribution and use in source and binary forms, with or without
    6  * modification, are permitted provided that the following conditions
    7  * are met:
    8  * 1. Redistributions of source code must retain the above copyright
    9  *    notice, this list of conditions and the following disclaimer.
   10  * 2. Redistributions in binary form must reproduce the above copyright
   11  *    notice, this list of conditions and the following disclaimer in the
   12  *    documentation and/or other materials provided with the distribution.
   13  *
   14  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   15  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   16  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   17  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   18  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   19  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   20  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   21  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   22  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   23  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   24  * SUCH DAMAGE.
   25  *
   26  * $FreeBSD: releng/10.1/sys/arm/mv/armadaxp/armadaxp_mp.c 266203 2014-05-16 00:14:50Z ian $
   27  */
   28 
   29 #include <sys/param.h>
   30 #include <sys/systm.h>
   31 #include <sys/bus.h>
   32 #include <sys/lock.h>
   33 #include <sys/mutex.h>
   34 #include <sys/smp.h>
   35 
   36 #include <vm/vm.h>
   37 #include <vm/vm_kern.h>
   38 #include <vm/vm_extern.h>
   39 
   40 #include <machine/smp.h>
   41 #include <machine/fdt.h>
   42 #include <machine/armreg.h>
   43 
   44 #include <arm/mv/mvwin.h>
   45 
   46 #define MV_AXP_CPU_DIVCLK_BASE          (MV_BASE + 0x18700)
   47 #define CPU_DIVCLK_CTRL0                0x00
   48 #define CPU_DIVCLK_CTRL2_RATIO_FULL0    0x08
   49 #define CPU_DIVCLK_CTRL2_RATIO_FULL1    0x0c
   50 #define CPU_DIVCLK_MASK(x)              (~(0xff << (8 * (x))))
   51 
   52 #define CPU_PMU(x)                      (MV_BASE + 0x22100 + (0x100 * (x)))
   53 #define CPU_PMU_BOOT                    0x24
   54 
   55 #define MP                              (MV_BASE + 0x20800)
   56 #define MP_SW_RESET(x)                  ((x) * 8)
   57 
   58 #define CPU_RESUME_CONTROL              (0x20988)
   59 
   60 void armadaxp_init_coher_fabric(void);
   61 int platform_get_ncpus(void);
   62 
   63 /* Coherency Fabric registers */
   64 static uint32_t
   65 read_cpu_clkdiv(uint32_t reg)
   66 {
   67 
   68         return (bus_space_read_4(fdtbus_bs_tag, MV_AXP_CPU_DIVCLK_BASE, reg));
   69 }
   70 
   71 static void
   72 write_cpu_clkdiv(uint32_t reg, uint32_t val)
   73 {
   74 
   75         bus_space_write_4(fdtbus_bs_tag, MV_AXP_CPU_DIVCLK_BASE, reg, val);
   76 }
   77 
   78 void
   79 platform_mp_setmaxid(void)
   80 {
   81 
   82         mp_maxid = 3;
   83 }
   84 
   85 int
   86 platform_mp_probe(void)
   87 {
   88 
   89         mp_ncpus = platform_get_ncpus();
   90 
   91         return (mp_ncpus > 1);
   92 }
   93 
   94 void
   95 platform_mp_init_secondary(void)
   96 {
   97 }
   98 
   99 void mptramp(void);
  100 
  101 
  102 
  103 void
  104 platform_mp_start_ap(void)
  105 {
  106         uint32_t reg, *src, *dst, cpu_num, div_val, cputype;
  107         vm_offset_t smp_boot;
  108         /*
  109          * Initialization procedure depends on core revision,
  110          * in this step CHIP ID is checked to choose proper procedure
  111          */
  112         cputype = cpufunc_id();
  113         cputype &= CPU_ID_CPU_MASK;
  114 
  115         smp_boot = kva_alloc(PAGE_SIZE);
  116         pmap_kenter_nocache(smp_boot, 0xffff0000);
  117         dst = (uint32_t *) smp_boot;
  118 
  119         for (src = (uint32_t *)mptramp; src < (uint32_t *)mpentry;
  120             src++, dst++) {
  121                 *dst = *src;
  122         }
  123         kva_free(smp_boot, PAGE_SIZE);
  124 
  125         if (cputype == CPU_ID_MV88SV584X_V7) {
  126                 /* Core rev A0 */
  127                 div_val = read_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL1);
  128                 div_val &= 0x3f;
  129 
  130                 for (cpu_num = 1; cpu_num < mp_ncpus; cpu_num++ ) {
  131                         reg = read_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL1);
  132                         reg &= CPU_DIVCLK_MASK(cpu_num);
  133                         reg |= div_val << (cpu_num * 8);
  134                         write_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL1, reg);
  135                 }
  136         } else {
  137                 /* Core rev Z1 */
  138                 div_val = 0x01;
  139 
  140                 if (mp_ncpus > 1) {
  141                         reg = read_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL0);
  142                         reg &= CPU_DIVCLK_MASK(3);
  143                         reg |= div_val << 24;
  144                         write_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL0, reg);
  145                 }
  146 
  147                 for (cpu_num = 2; cpu_num < mp_ncpus; cpu_num++ ) {
  148                         reg = read_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL1);
  149                         reg &= CPU_DIVCLK_MASK(cpu_num);
  150                         reg |= div_val << (cpu_num * 8);
  151                         write_cpu_clkdiv(CPU_DIVCLK_CTRL2_RATIO_FULL1, reg);
  152                 }
  153         }
  154 
  155         reg = read_cpu_clkdiv(CPU_DIVCLK_CTRL0);
  156         reg |= ((0x1 << (mp_ncpus - 1)) - 1) << 21;
  157         write_cpu_clkdiv(CPU_DIVCLK_CTRL0, reg);
  158         reg = read_cpu_clkdiv(CPU_DIVCLK_CTRL0);
  159         reg |= 0x01000000;
  160         write_cpu_clkdiv(CPU_DIVCLK_CTRL0, reg);
  161 
  162         DELAY(100);
  163         reg &= ~(0xf << 21);
  164         write_cpu_clkdiv(CPU_DIVCLK_CTRL0, reg);
  165         DELAY(100);
  166 
  167         bus_space_write_4(fdtbus_bs_tag, MV_BASE, CPU_RESUME_CONTROL, 0);
  168 
  169         for (cpu_num = 1; cpu_num < mp_ncpus; cpu_num++ )
  170                 bus_space_write_4(fdtbus_bs_tag, CPU_PMU(cpu_num), CPU_PMU_BOOT,
  171                     pmap_kextract((vm_offset_t)mpentry));
  172 
  173         cpu_idcache_wbinv_all();
  174 
  175         for (cpu_num = 1; cpu_num < mp_ncpus; cpu_num++ )
  176                 bus_space_write_4(fdtbus_bs_tag, MP, MP_SW_RESET(cpu_num), 0);
  177 
  178         /* XXX: Temporary workaround for hangup after releasing AP's */
  179         wmb();
  180         DELAY(10);
  181 
  182         armadaxp_init_coher_fabric();
  183 }
  184 
  185 void
  186 platform_ipi_send(cpuset_t cpus, u_int ipi)
  187 {
  188 
  189         pic_ipi_send(cpus, ipi);
  190 }

Cache object: 563311c3171443f87e411127f3e212d2

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/arm/mv/armadaxp/armadaxp_mp.c

FreeBSD/Linux Kernel Cross Reference
sys/arm/mv/armadaxp/armadaxp_mp.c