The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/arm/ti/aintc.c

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /*-
    2  * Copyright (c) 2012 Damjan Marion <dmarion@Freebsd.org>
    3  * All rights reserved.
    4  *
    5  * Based on OMAP3 INTC code by Ben Gray
    6  *
    7  * Redistribution and use in source and binary forms, with or without
    8  * modification, are permitted provided that the following conditions
    9  * are met:
   10  * 1. Redistributions of source code must retain the above copyright
   11  *    notice, this list of conditions and the following disclaimer.
   12  * 2. Redistributions in binary form must reproduce the above copyright
   13  *    notice, this list of conditions and the following disclaimer in the
   14  *    documentation and/or other materials provided with the distribution.
   15  *
   16  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
   17  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
   18  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
   19  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
   20  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
   21  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
   22  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
   23  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   24  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
   25  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
   26  * SUCH DAMAGE.
   27  */
   28 
   29 
   30 #include <sys/cdefs.h>
   31 __FBSDID("$FreeBSD: releng/10.0/sys/arm/ti/aintc.c 249181 2013-04-06 03:31:28Z gonzo $");
   32 
   33 #include <sys/param.h>
   34 #include <sys/systm.h>
   35 #include <sys/bus.h>
   36 #include <sys/kernel.h>
   37 #include <sys/ktr.h>
   38 #include <sys/module.h>
   39 #include <sys/rman.h>
   40 #include <machine/bus.h>
   41 #include <machine/intr.h>
   42 
   43 #include <dev/fdt/fdt_common.h>
   44 #include <dev/ofw/openfirm.h>
   45 #include <dev/ofw/ofw_bus.h>
   46 #include <dev/ofw/ofw_bus_subr.h>
   47 
   48 #define INTC_REVISION           0x00
   49 #define INTC_SYSCONFIG          0x10
   50 #define INTC_SYSSTATUS          0x14
   51 #define INTC_SIR_IRQ            0x40
   52 #define INTC_CONTROL            0x48
   53 #define INTC_THRESHOLD          0x68
   54 #define INTC_MIR_CLEAR(x)       (0x88 + ((x) * 0x20))
   55 #define INTC_MIR_SET(x)         (0x8C + ((x) * 0x20))
   56 #define INTC_ISR_SET(x)         (0x90 + ((x) * 0x20))
   57 #define INTC_ISR_CLEAR(x)       (0x94 + ((x) * 0x20))
   58 
   59 struct ti_aintc_softc {
   60         device_t                sc_dev;
   61         struct resource *       aintc_res[3];
   62         bus_space_tag_t         aintc_bst;
   63         bus_space_handle_t      aintc_bsh;
   64         uint8_t                 ver;
   65 };
   66 
   67 static struct resource_spec ti_aintc_spec[] = {
   68         { SYS_RES_MEMORY,       0,      RF_ACTIVE },
   69         { -1, 0 }
   70 };
   71 
   72 
   73 static struct ti_aintc_softc *ti_aintc_sc = NULL;
   74 
   75 #define aintc_read_4(reg)               \
   76     bus_space_read_4(ti_aintc_sc->aintc_bst, ti_aintc_sc->aintc_bsh, reg)
   77 #define aintc_write_4(reg, val)         \
   78     bus_space_write_4(ti_aintc_sc->aintc_bst, ti_aintc_sc->aintc_bsh, reg, val)
   79 
   80 
   81 static int
   82 ti_aintc_probe(device_t dev)
   83 {
   84         if (!ofw_bus_is_compatible(dev, "ti,aintc"))
   85                 return (ENXIO);
   86         device_set_desc(dev, "TI AINTC Interrupt Controller");
   87         return (BUS_PROBE_DEFAULT);
   88 }
   89 
   90 static int
   91 ti_aintc_attach(device_t dev)
   92 {
   93         struct          ti_aintc_softc *sc = device_get_softc(dev);
   94         uint32_t x;
   95 
   96         sc->sc_dev = dev;
   97 
   98         if (ti_aintc_sc)
   99                 return (ENXIO);
  100 
  101         if (bus_alloc_resources(dev, ti_aintc_spec, sc->aintc_res)) {
  102                 device_printf(dev, "could not allocate resources\n");
  103                 return (ENXIO);
  104         }
  105 
  106         sc->aintc_bst = rman_get_bustag(sc->aintc_res[0]);
  107         sc->aintc_bsh = rman_get_bushandle(sc->aintc_res[0]);
  108 
  109         ti_aintc_sc = sc;
  110 
  111         x = aintc_read_4(INTC_REVISION);
  112         device_printf(dev, "Revision %u.%u\n",(x >> 4) & 0xF, x & 0xF);
  113 
  114         /* SoftReset */
  115         aintc_write_4(INTC_SYSCONFIG, 2);
  116 
  117         /* Wait for reset to complete */
  118         while(!(aintc_read_4(INTC_SYSSTATUS) & 1));
  119 
  120         /*Set Priority Threshold */
  121         aintc_write_4(INTC_THRESHOLD, 0xFF);
  122 
  123         return (0);
  124 }
  125 
  126 static device_method_t ti_aintc_methods[] = {
  127         DEVMETHOD(device_probe,         ti_aintc_probe),
  128         DEVMETHOD(device_attach,        ti_aintc_attach),
  129         { 0, 0 }
  130 };
  131 
  132 static driver_t ti_aintc_driver = {
  133         "aintc",
  134         ti_aintc_methods,
  135         sizeof(struct ti_aintc_softc),
  136 };
  137 
  138 static devclass_t ti_aintc_devclass;
  139 
  140 DRIVER_MODULE(aintc, simplebus, ti_aintc_driver, ti_aintc_devclass, 0, 0);
  141 
  142 int
  143 arm_get_next_irq(int last_irq)
  144 {
  145         uint32_t active_irq;
  146 
  147         if (last_irq != -1) {
  148                 aintc_write_4(INTC_ISR_CLEAR(last_irq >> 5),
  149                         1UL << (last_irq & 0x1F));
  150                 aintc_write_4(INTC_CONTROL,1);
  151         }
  152 
  153         /* Get the next active interrupt */
  154         active_irq = aintc_read_4(INTC_SIR_IRQ);
  155 
  156         /* Check for spurious interrupt */
  157         if ((active_irq & 0xffffff80)) {
  158                 device_printf(ti_aintc_sc->sc_dev,
  159                         "Spurious interrupt detected (0x%08x)\n", active_irq);
  160                 aintc_write_4(INTC_SIR_IRQ, 0);
  161                 return -1;
  162         }
  163 
  164         if (active_irq != last_irq)
  165                 return active_irq;
  166         else
  167                 return -1;
  168 }
  169 
  170 void
  171 arm_mask_irq(uintptr_t nb)
  172 {
  173         aintc_write_4(INTC_MIR_SET(nb >> 5), (1UL << (nb & 0x1F)));
  174 }
  175 
  176 void
  177 arm_unmask_irq(uintptr_t nb)
  178 {
  179         aintc_write_4(INTC_MIR_CLEAR(nb >> 5), (1UL << (nb & 0x1F)));
  180 }

Cache object: 777a9ea3c2cb39e667c26dd371592f3a


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.