The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/arm/mediatek/mediatek,infracfg.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 Mediatek infracfg controller
    2 ============================
    3 
    4 The Mediatek infracfg controller provides various clocks and reset
    5 outputs to the system.
    6 
    7 Required Properties:
    8 
    9 - compatible: Should be one of:
   10         - "mediatek,mt2701-infracfg", "syscon"
   11         - "mediatek,mt2712-infracfg", "syscon"
   12         - "mediatek,mt6765-infracfg", "syscon"
   13         - "mediatek,mt6779-infracfg_ao", "syscon"
   14         - "mediatek,mt6797-infracfg", "syscon"
   15         - "mediatek,mt7622-infracfg", "syscon"
   16         - "mediatek,mt7623-infracfg", "mediatek,mt2701-infracfg", "syscon"
   17         - "mediatek,mt7629-infracfg", "syscon"
   18         - "mediatek,mt7986-infracfg", "syscon"
   19         - "mediatek,mt8135-infracfg", "syscon"
   20         - "mediatek,mt8167-infracfg", "syscon"
   21         - "mediatek,mt8173-infracfg", "syscon"
   22         - "mediatek,mt8183-infracfg", "syscon"
   23         - "mediatek,mt8516-infracfg", "syscon"
   24 - #clock-cells: Must be 1
   25 - #reset-cells: Must be 1
   26 
   27 The infracfg controller uses the common clk binding from
   28 Documentation/devicetree/bindings/clock/clock-bindings.txt
   29 The available clocks are defined in dt-bindings/clock/mt*-clk.h.
   30 Also it uses the common reset controller binding from
   31 Documentation/devicetree/bindings/reset/reset.txt.
   32 The available reset outputs are defined in
   33 dt-bindings/reset/mt*-resets.h
   34 
   35 Example:
   36 
   37 infracfg: power-controller@10001000 {
   38         compatible = "mediatek,mt8173-infracfg", "syscon";
   39         reg = <0 0x10001000 0 0x1000>;
   40         #clock-cells = <1>;
   41         #reset-cells = <1>;
   42 };

Cache object: c88f3f991a5834a1359175c330a523f7


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.