The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/arm/mediatek/mediatek,ipu.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10  
    1 Mediatek IPU controller
    2 ============================
    3 
    4 The Mediatek ipu controller provides various clocks to the system.
    5 
    6 Required Properties:
    7 
    8 - compatible: Should be one of:
    9         - "mediatek,mt8183-ipu_conn", "syscon"
   10         - "mediatek,mt8183-ipu_adl", "syscon"
   11         - "mediatek,mt8183-ipu_core0", "syscon"
   12         - "mediatek,mt8183-ipu_core1", "syscon"
   13 - #clock-cells: Must be 1
   14 
   15 The ipu controller uses the common clk binding from
   16 Documentation/devicetree/bindings/clock/clock-bindings.txt
   17 The available clocks are defined in dt-bindings/clock/mt*-clk.h.
   18 
   19 Example:
   20 
   21 ipu_conn: syscon@19000000 {
   22         compatible = "mediatek,mt8183-ipu_conn", "syscon";
   23         reg = <0 0x19000000 0 0x1000>;
   24         #clock-cells = <1>;
   25 };
   26 
   27 ipu_adl: syscon@19010000 {
   28         compatible = "mediatek,mt8183-ipu_adl", "syscon";
   29         reg = <0 0x19010000 0 0x1000>;
   30         #clock-cells = <1>;
   31 };
   32 
   33 ipu_core0: syscon@19180000 {
   34         compatible = "mediatek,mt8183-ipu_core0", "syscon";
   35         reg = <0 0x19180000 0 0x1000>;
   36         #clock-cells = <1>;
   37 };
   38 
   39 ipu_core1: syscon@19280000 {
   40         compatible = "mediatek,mt8183-ipu_core1", "syscon";
   41         reg = <0 0x19280000 0 0x1000>;
   42         #clock-cells = <1>;
   43 };

Cache object: ca7f6e1f95796931e06bb6cf56ae6c6e

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.