The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/arm/mediatek/mediatek,mmsys.yaml

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
    2 %YAML 1.2
    3 ---
    4 $id: "http://devicetree.org/schemas/arm/mediatek/mediatek,mmsys.yaml#"
    5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
    6 
    7 title: MediaTek mmsys controller
    8 
    9 maintainers:
   10   - Matthias Brugger <matthias.bgg@gmail.com>
   11 
   12 description:
   13   The MediaTek mmsys system controller provides clock control, routing control,
   14   and miscellaneous control in mmsys partition.
   15 
   16 properties:
   17   $nodename:
   18     pattern: "^syscon@[0-9a-f]+$"
   19 
   20   compatible:
   21     oneOf:
   22       - items:
   23           - enum:
   24               - mediatek,mt2701-mmsys
   25               - mediatek,mt2712-mmsys
   26               - mediatek,mt6765-mmsys
   27               - mediatek,mt6779-mmsys
   28               - mediatek,mt6797-mmsys
   29               - mediatek,mt8167-mmsys
   30               - mediatek,mt8173-mmsys
   31               - mediatek,mt8183-mmsys
   32               - mediatek,mt8186-mmsys
   33               - mediatek,mt8192-mmsys
   34               - mediatek,mt8195-mmsys
   35               - mediatek,mt8365-mmsys
   36           - const: syscon
   37       - items:
   38           - const: mediatek,mt7623-mmsys
   39           - const: mediatek,mt2701-mmsys
   40           - const: syscon
   41 
   42   reg:
   43     maxItems: 1
   44 
   45   power-domains:
   46     description:
   47       A phandle and PM domain specifier as defined by bindings
   48       of the power controller specified by phandle. See
   49       Documentation/devicetree/bindings/power/power-domain.yaml for details.
   50 
   51   mboxes:
   52     description:
   53       Using mailbox to communicate with GCE, it should have this
   54       property and list of phandle, mailbox specifiers. See
   55       Documentation/devicetree/bindings/mailbox/mtk-gce.txt for details.
   56     $ref: /schemas/types.yaml#/definitions/phandle-array
   57 
   58   mediatek,gce-client-reg:
   59     description:
   60       The register of client driver can be configured by gce with 4 arguments
   61       defined in this property, such as phandle of gce, subsys id,
   62       register offset and size.
   63       Each subsys id is mapping to a base address of display function blocks
   64       register which is defined in the gce header
   65       include/dt-bindings/gce/<chip>-gce.h.
   66     $ref: /schemas/types.yaml#/definitions/phandle-array
   67     maxItems: 1
   68 
   69   "#clock-cells":
   70     const: 1
   71 
   72   '#reset-cells':
   73     const: 1
   74 
   75 required:
   76   - compatible
   77   - reg
   78   - "#clock-cells"
   79 
   80 additionalProperties: false
   81 
   82 examples:
   83   - |
   84     #include <dt-bindings/power/mt8173-power.h>
   85     #include <dt-bindings/gce/mt8173-gce.h>
   86 
   87     mmsys: syscon@14000000 {
   88         compatible = "mediatek,mt8173-mmsys", "syscon";
   89         reg = <0x14000000 0x1000>;
   90         power-domains = <&spm MT8173_POWER_DOMAIN_MM>;
   91         #clock-cells = <1>;
   92         #reset-cells = <1>;
   93         mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>,
   94                  <&gce 1 CMDQ_THR_PRIO_HIGHEST>;
   95         mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
   96     };

Cache object: de7a2397a8bfb0609bdfefa961653022


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.