The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/c6x/clocks.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 C6X PLL Clock Controllers
    2 -------------------------
    3 
    4 This is a first-cut support for the SoC clock controllers. This is still
    5 under development and will probably change as the common device tree
    6 clock support is added to the kernel.
    7 
    8 Required properties:
    9 
   10 - compatible: "ti,c64x+pll"
   11     May also have SoC-specific value to support SoC-specific initialization
   12     in the driver. One of:
   13         "ti,c6455-pll"
   14         "ti,c6457-pll"
   15         "ti,c6472-pll"
   16         "ti,c6474-pll"
   17 
   18 - reg: base address and size of register area
   19 - clock-frequency: input clock frequency in hz
   20 
   21 
   22 Optional properties:
   23 
   24 - ti,c64x+pll-bypass-delay: CPU cycles to delay when entering bypass mode
   25 
   26 - ti,c64x+pll-reset-delay:  CPU cycles to delay after PLL reset
   27 
   28 - ti,c64x+pll-lock-delay:   CPU cycles to delay after PLL frequency change
   29 
   30 Example:
   31 
   32         clock-controller@29a0000 {
   33                 compatible = "ti,c6472-pll", "ti,c64x+pll";
   34                 reg = <0x029a0000 0x200>;
   35                 clock-frequency = <25000000>;
   36 
   37                 ti,c64x+pll-bypass-delay = <200>;
   38                 ti,c64x+pll-reset-delay = <12000>;
   39                 ti,c64x+pll-lock-delay = <80000>;
   40         };

Cache object: f05888a71087e0ba34f1f7f3d7851bf2


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.