1 # SPDX-License-Identifier: GPL-2.0
2 %YAML 1.2
3 ---
4 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-pll5-clk.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
6
7 title: Allwinner A10 DRAM PLL Device Tree Bindings
8
9 maintainers:
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
12
13 deprecated: true
14
15 properties:
16 "#clock-cells":
17 const: 1
18 description: >
19 The first output is the DRAM clock output, the second is meant
20 for peripherals on the SoC.
21
22 compatible:
23 const: allwinner,sun4i-a10-pll5-clk
24
25 reg:
26 maxItems: 1
27
28 clocks:
29 maxItems: 1
30
31 clock-output-names:
32 maxItems: 2
33
34 required:
35 - "#clock-cells"
36 - compatible
37 - reg
38 - clocks
39 - clock-output-names
40
41 additionalProperties: false
42
43 examples:
44 - |
45 clk@1c20020 {
46 #clock-cells = <1>;
47 compatible = "allwinner,sun4i-a10-pll5-clk";
48 reg = <0x01c20020 0x4>;
49 clocks = <&osc24M>;
50 clock-output-names = "pll5_ddr", "pll5_other";
51 };
52
53 ...
Cache object: 3c6cc861c22da746e0ac93724d9333e2
|