| 
     1 Binding for simple memory mapped io fixed-rate clock sources.
    2 The driver reads a clock frequency value from a single 32-bit memory mapped
    3 I/O register and registers it as a fixed rate clock.
    4 
    5 It was designed for test systems, like FPGA, not for complete, finished SoCs.
    6 
    7 This binding uses the common clock binding[1].
    8 
    9 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
   10 
   11 Required properties:
   12 - compatible : shall be "fixed-mmio-clock".
   13 - #clock-cells : from common clock binding; shall be set to 0.
   14 - reg : Address and length of the clock value register set.
   15 
   16 Optional properties:
   17 - clock-output-names : From common clock binding.
   18 
   19 Example:
   20 sysclock: sysclock@fd020004 {
   21         #clock-cells = <0>;
   22         compatible = "fixed-mmio-clock";
   23         reg = <0xfd020004 0x4>;
   24 };
Cache object: 45de7f88ee144c133e6204cd22d8ce86 
 
 |