| 
     1 * Marvell PXA1928 Clock Controllers
    2 
    3 The PXA1928 clock subsystem generates and supplies clock to various
    4 controllers within the PXA1928 SoC. The PXA1928 contains 3 clock controller
    5 blocks called APMU, MPMU, and APBC roughly corresponding to internal buses.
    6 
    7 Required Properties:
    8 
    9 - compatible: should be one of the following.
   10   - "marvell,pxa1928-apmu" - APMU controller compatible
   11   - "marvell,pxa1928-mpmu" - MPMU controller compatible
   12   - "marvell,pxa1928-apbc" - APBC controller compatible
   13 - reg: physical base address of the clock controller and length of memory mapped
   14   region.
   15 - #clock-cells: should be 1.
   16 - #reset-cells: should be 1.
   17 
   18 Each clock is assigned an identifier and client nodes use the clock controller
   19 phandle and this identifier to specify the clock which they consume.
   20 
   21 All these identifiers can be found in <dt-bindings/clock/marvell,pxa1928.h>.
Cache object: 07dd2c27e75ad89c709a965961ee9e77 
 
 |