The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/clock/renesas,r8a7779-cpg-clocks.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 * Renesas R8A7779 Clock Pulse Generator (CPG)
    2 
    3 The CPG generates core clocks for the R8A7779. It includes one PLL and
    4 several fixed ratio dividers.
    5 The CPG also provides a Clock Domain for SoC devices, in combination with the
    6 CPG Module Stop (MSTP) Clocks.
    7 
    8 Required Properties:
    9 
   10   - compatible: Must be "renesas,r8a7779-cpg-clocks"
   11   - reg: Base address and length of the memory resource used by the CPG
   12 
   13   - clocks: Reference to the parent clock
   14   - #clock-cells: Must be 1
   15   - clock-output-names: The names of the clocks. Supported clocks are "plla",
   16     "z", "zs", "s", "s1", "p", "b", "out".
   17   - #power-domain-cells: Must be 0
   18 
   19 SoC devices that are part of the CPG/MSTP Clock Domain and can be power-managed
   20 through an MSTP clock should refer to the CPG device node in their
   21 "power-domains" property, as documented by the generic PM domain bindings in
   22 Documentation/devicetree/bindings/power/power_domain.txt.
   23 
   24 
   25 Examples
   26 --------
   27 
   28   - CPG device node:
   29 
   30         cpg_clocks: cpg_clocks@ffc80000 {
   31                 compatible = "renesas,r8a7779-cpg-clocks";
   32                 reg = <0xffc80000 0x30>;
   33                 clocks = <&extal_clk>;
   34                 #clock-cells = <1>;
   35                 clock-output-names = "plla", "z", "zs", "s", "s1", "p",
   36                                      "b", "out";
   37                 #power-domain-cells = <0>;
   38         };
   39 
   40 
   41   - CPG/MSTP Clock Domain member device node:
   42 
   43         sata: sata@fc600000 {
   44                 compatible = "renesas,sata-r8a7779", "renesas,rcar-sata";
   45                 reg = <0xfc600000 0x2000>;
   46                 interrupts = <0 100 IRQ_TYPE_LEVEL_HIGH>;
   47                 clocks = <&mstp1_clks R8A7779_CLK_SATA>;
   48                 power-domains = <&cpg_clocks>;
   49         };

Cache object: 40f976f6946e26f66b745176bc49d5c4


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.