The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/clock/ti,cdce925.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 Binding for TI CDCE913/925/937/949 programmable I2C clock synthesizers.
    2 
    3 Reference
    4 This binding uses the common clock binding[1].
    5 
    6 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
    7 [2] https://www.ti.com/product/cdce913
    8 [3] https://www.ti.com/product/cdce925
    9 [4] https://www.ti.com/product/cdce937
   10 [5] https://www.ti.com/product/cdce949
   11 
   12 The driver provides clock sources for each output Y1 through Y5.
   13 
   14 Required properties:
   15  - compatible: Shall be one of the following:
   16         - "ti,cdce913": 1-PLL, 3 Outputs
   17         - "ti,cdce925": 2-PLL, 5 Outputs
   18         - "ti,cdce937": 3-PLL, 7 Outputs
   19         - "ti,cdce949": 4-PLL, 9 Outputs
   20  - reg: I2C device address.
   21  - clocks: Points to a fixed parent clock that provides the input frequency.
   22  - #clock-cells: From common clock bindings: Shall be 1.
   23 
   24 Optional properties:
   25  - xtal-load-pf: Crystal load-capacitor value to fine-tune performance on a
   26                  board, or to compensate for external influences.
   27 - vdd-supply: A regulator node for Vdd
   28 - vddout-supply: A regulator node for Vddout
   29 
   30 For all PLL1, PLL2, ... an optional child node can be used to specify spread
   31 spectrum clocking parameters for a board.
   32   - spread-spectrum: SSC mode as defined in the data sheet.
   33   - spread-spectrum-center: Use "centered" mode instead of "max" mode. When
   34     present, the clock runs at the requested frequency on average. Otherwise
   35     the requested frequency is the maximum value of the SCC range.
   36 
   37 
   38 Example:
   39 
   40         clockgen: cdce925pw@64 {
   41                 compatible = "cdce925";
   42                 reg = <0x64>;
   43                 clocks = <&xtal_27Mhz>;
   44                 #clock-cells = <1>;
   45                 xtal-load-pf = <5>;
   46                 vdd-supply = <&1v8-reg>;
   47                 vddout-supply = <&3v3-reg>;
   48                 /* PLL options to get SSC 1% centered */
   49                 PLL2 {
   50                         spread-spectrum = <4>;
   51                         spread-spectrum-center;
   52                 };
   53         };

Cache object: c3c162512ddf88f6e23e7f68fb3200b0


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.