1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 %YAML 1.2
3 ---
4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra20-epp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
6
7 title: NVIDIA Tegra Encoder Pre-Processor
8
9 maintainers:
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
12
13 properties:
14 $nodename:
15 pattern: "^epp@[0-9a-f]+$"
16
17 compatible:
18 enum:
19 - nvidia,tegra20-epp
20 - nvidia,tegra30-epp
21 - nvidia,tegra114-epp
22
23 reg:
24 maxItems: 1
25
26 interrupts:
27 maxItems: 1
28
29 clocks:
30 maxItems: 1
31
32 resets:
33 items:
34 - description: module reset
35
36 reset-names:
37 items:
38 - const: epp
39
40 iommus:
41 maxItems: 1
42
43 interconnects:
44 maxItems: 4
45
46 interconnect-names:
47 maxItems: 4
48
49 operating-points-v2:
50 $ref: "/schemas/types.yaml#/definitions/phandle"
51
52 power-domains:
53 items:
54 - description: phandle to the core power domain
55
56 additionalProperties: false
57
58 examples:
59 - |
60 #include <dt-bindings/clock/tegra20-car.h>
61 #include <dt-bindings/interrupt-controller/arm-gic.h>
62
63 epp@540c0000 {
64 compatible = "nvidia,tegra20-epp";
65 reg = <0x540c0000 0x00040000>;
66 interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
67 clocks = <&tegra_car TEGRA20_CLK_EPP>;
68 resets = <&tegra_car 19>;
69 reset-names = "epp";
70 };
Cache object: 124f26c274d11770153593632389b33b
|