The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/dma/snps-dma.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 * Synopsys Designware DMA Controller
    2 
    3 Required properties:
    4 - compatible: "snps,dma-spear1340"
    5 - reg: Address range of the DMAC registers
    6 - interrupt: Should contain the DMAC interrupt number
    7 - dma-channels: Number of channels supported by hardware
    8 - dma-requests: Number of DMA request lines supported, up to 16
    9 - dma-masters: Number of AHB masters supported by the controller
   10 - #dma-cells: must be <3>
   11 - chan_allocation_order: order of allocation of channel, 0 (default): ascending,
   12   1: descending
   13 - chan_priority: priority of channels. 0 (default): increase from chan 0->n, 1:
   14   increase from chan n->0
   15 - block_size: Maximum block size supported by the controller
   16 - data-width: Maximum data width supported by hardware per AHB master
   17   (in bytes, power of 2)
   18 
   19 
   20 Deprecated properties:
   21 - data_width: Maximum data width supported by hardware per AHB master
   22   (0 - 8bits, 1 - 16bits, ..., 5 - 256bits)
   23 
   24 
   25 Optional properties:
   26 - multi-block: Multi block transfers supported by hardware. Array property with
   27   one cell per channel. 0: not supported, 1 (default): supported.
   28 - snps,dma-protection-control: AHB HPROT[3:1] protection setting.
   29   The default value is 0 (for non-cacheable, non-buffered,
   30   unprivileged data access).
   31   Refer to include/dt-bindings/dma/dw-dmac.h for possible values.
   32 
   33 Example:
   34 
   35         dmahost: dma@fc000000 {
   36                 compatible = "snps,dma-spear1340";
   37                 reg = <0xfc000000 0x1000>;
   38                 interrupt-parent = <&vic1>;
   39                 interrupts = <12>;
   40 
   41                 dma-channels = <8>;
   42                 dma-requests = <16>;
   43                 dma-masters = <2>;
   44                 #dma-cells = <3>;
   45                 chan_allocation_order = <1>;
   46                 chan_priority = <1>;
   47                 block_size = <0xfff>;
   48                 data-width = <8 8>;
   49         };
   50 
   51 DMA clients connected to the Designware DMA controller must use the format
   52 described in the dma.txt file, using a four-cell specifier for each channel.
   53 The four cells in order are:
   54 
   55 1. A phandle pointing to the DMA controller
   56 2. The DMA request line number
   57 3. Memory master for transfers on allocated channel
   58 4. Peripheral master for transfers on allocated channel
   59 
   60 Example:
   61         
   62         serial@e0000000 {
   63                 compatible = "arm,pl011", "arm,primecell";
   64                 reg = <0xe0000000 0x1000>;
   65                 interrupts = <0 35 0x4>;
   66                 dmas = <&dmahost 12 0 1>,
   67                         <&dmahost 13 1 0>;
   68                 dma-names = "rx", "rx";
   69         };

Cache object: c3bc8bad6e3775e494b985464e1607ed


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.