1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2 %YAML 1.2
3 ---
4 $id: "http://devicetree.org/schemas/interrupt-controller/loongson,htpic.yaml#"
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
6
7 title: Loongson-3 HyperTransport Interrupt Controller
8
9 maintainers:
10 - Jiaxun Yang <jiaxun.yang@flygoat.com>
11
12 allOf:
13 - $ref: /schemas/interrupt-controller.yaml#
14
15 description: |
16 This interrupt controller is found in the Loongson-3 family of chips to transmit
17 interrupts from PCH PIC connected on HyperTransport bus.
18
19 properties:
20 compatible:
21 const: loongson,htpic-1.0
22
23 reg:
24 maxItems: 1
25
26 interrupts:
27 minItems: 1
28 maxItems: 4
29 description: |
30 Four parent interrupts that receive chained interrupts.
31
32 interrupt-controller: true
33
34 '#interrupt-cells':
35 const: 1
36
37 required:
38 - compatible
39 - reg
40 - interrupts
41 - interrupt-controller
42 - '#interrupt-cells'
43
44 unevaluatedProperties: false
45
46 examples:
47 - |
48 #include <dt-bindings/interrupt-controller/irq.h>
49 htintc: interrupt-controller@1fb000080 {
50 compatible = "loongson,htpic-1.0";
51 reg = <0xfb000080 0x40>;
52 interrupt-controller;
53 #interrupt-cells = <1>;
54
55 interrupt-parent = <&liointc>;
56 interrupts = <24 IRQ_TYPE_LEVEL_HIGH>,
57 <25 IRQ_TYPE_LEVEL_HIGH>,
58 <26 IRQ_TYPE_LEVEL_HIGH>,
59 <27 IRQ_TYPE_LEVEL_HIGH>;
60 };
61 ...
Cache object: 0ef0c63192e90e98c135c824427a6146
|