The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/interrupt-controller/marvell,armada-370-xp-mpic.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 Marvell Armada 370, 375, 38x, XP Interrupt Controller
    2 -----------------------------------------------------
    3 
    4 Required properties:
    5 - compatible: Should be "marvell,mpic"
    6 - interrupt-controller: Identifies the node as an interrupt controller.
    7 - msi-controller: Identifies the node as an PCI Message Signaled
    8   Interrupt controller.
    9 - #interrupt-cells: The number of cells to define the interrupts. Should be 1.
   10   The cell is the IRQ number
   11 
   12 - reg: Should contain PMIC registers location and length. First pair
   13   for the main interrupt registers, second pair for the per-CPU
   14   interrupt registers. For this last pair, to be compliant with SMP
   15   support, the "virtual" must be use (For the record, these registers
   16   automatically map to the interrupt controller registers of the
   17   current CPU)
   18 
   19 Optional properties:
   20 
   21 - interrupts: If defined, then it indicates that this MPIC is
   22   connected as a slave to another interrupt controller. This is
   23   typically the case on Armada 375 and Armada 38x, where the MPIC is
   24   connected as a slave to the Cortex-A9 GIC. The provided interrupt
   25   indicate to which GIC interrupt the MPIC output is connected.
   26 
   27 Example:
   28 
   29         mpic: interrupt-controller@d0020000 {
   30               compatible = "marvell,mpic";
   31               #interrupt-cells = <1>;
   32               #address-cells = <1>;
   33               #size-cells = <1>;
   34               interrupt-controller;
   35               msi-controller;
   36               reg = <0xd0020a00 0x1d0>,
   37                     <0xd0021070 0x58>;
   38         };

Cache object: a0cda418ddd2b21092bff7f09243882c


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.