st,stm32-ipcc.yaml

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
    2 %YAML 1.2
    3 ---
    4 $id: "http://devicetree.org/schemas/mailbox/st,stm32-ipcc.yaml#"
    5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
    6 
    7 title: STMicroelectronics STM32 IPC controller bindings
    8 
    9 description:
   10   The IPCC block provides a non blocking signaling mechanism to post and
   11   retrieve messages in an atomic way between two processors.
   12   It provides the signaling for N bidirectionnal channels. The number of
   13   channels (N) can be read from a dedicated register.
   14 
   15 maintainers:
   16   - Fabien Dessenne <fabien.dessenne@foss.st.com>
   17   - Arnaud Pouliquen <arnaud.pouliquen@foss.st.com>
   18 
   19 properties:
   20   compatible:
   21     const: st,stm32mp1-ipcc
   22 
   23   reg:
   24     maxItems: 1
   25 
   26   clocks:
   27     maxItems: 1
   28 
   29   interrupts:
   30     items:
   31       - description: rx channel occupied
   32       - description: tx channel free
   33 
   34   interrupt-names:
   35     items:
   36       - const: rx
   37       - const: tx
   38 
   39   wakeup-source: true
   40 
   41   "#mbox-cells":
   42     const: 1
   43 
   44   st,proc-id:
   45     description: Processor id using the mailbox (0 or 1)
   46     $ref: /schemas/types.yaml#/definitions/uint32
   47     enum: [0, 1]
   48 
   49 required:
   50   - compatible
   51   - reg
   52   - st,proc-id
   53   - clocks
   54   - interrupt-names
   55   - "#mbox-cells"
   56   - interrupts
   57 
   58 additionalProperties: false
   59 
   60 examples:
   61   - |
   62     #include <dt-bindings/interrupt-controller/arm-gic.h>
   63     #include <dt-bindings/clock/stm32mp1-clks.h>
   64     ipcc: mailbox@4c001000 {
   65       compatible = "st,stm32mp1-ipcc";
   66       #mbox-cells = <1>;
   67       reg = <0x4c001000 0x400>;
   68       st,proc-id = <0>;
   69       interrupts-extended = <&exti 61 1>,
   70                             <&intc GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
   71       interrupt-names = "rx", "tx";
   72       clocks = <&rcc_clk IPCC>;
   73       wakeup-source;
   74     };
   75 
   76 ...

Cache object: 8769320433ae5d936e6cb869b4b94977

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/contrib/device-tree/Bindings/mailbox/st,stm32-ipcc.yaml

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/mailbox/st,stm32-ipcc.yaml