FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/media/cdns,csi2rx.txt

     Cadence MIPI-CSI2 RX controller
     ===============================
     
     The Cadence MIPI-CSI2 RX controller is a CSI-2 bridge supporting up to 4 CSI
     lanes in input, and 4 different pixel streams in output.
     
     Required properties:
       - compatible: must be set to "cdns,csi2rx" and an SoC-specific compatible
       - reg: base address and size of the memory mapped region
      - clocks: phandles to the clocks driving the controller
      - clock-names: must contain:
        * sys_clk: main clock
        * p_clk: register bank clock
        * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
                             implemented in hardware, between 0 and 3
    
    Optional properties:
      - phys: phandle to the external D-PHY, phy-names must be provided
      - phy-names: must contain "dphy", if the implementation uses an
                   external D-PHY
    
    Required subnodes:
      - ports: A ports node with one port child node per device input and output
               port, in accordance with the video interface bindings defined in
               Documentation/devicetree/bindings/media/video-interfaces.txt. The
               port nodes are numbered as follows:
    
               Port Description
               -----------------------------
               0    CSI-2 input
               1    Stream 0 output
               2    Stream 1 output
               3    Stream 2 output
               4    Stream 3 output
    
               The stream output port nodes are optional if they are not
               connected to anything at the hardware level or implemented
               in the design.Since there is only one endpoint per port,
               the endpoints are not numbered.
    
    
    Example:
    
    csi2rx: csi-bridge@0d060000 {
            compatible = "cdns,csi2rx";
            reg = <0x0d060000 0x1000>;
            clocks = <&byteclock>, <&byteclock>
                     <&coreclock>, <&coreclock>,
                     <&coreclock>, <&coreclock>;
            clock-names = "sys_clk", "p_clk",
                          "pixel_if0_clk", "pixel_if1_clk",
                          "pixel_if2_clk", "pixel_if3_clk";
    
            ports {
                    #address-cells = <1>;
                    #size-cells = <0>;
    
                    port@0 {
                            reg = <0>;
    
                            csi2rx_in_sensor: endpoint {
                                    remote-endpoint = <&sensor_out_csi2rx>;
                                    clock-lanes = <0>;
                                    data-lanes = <1 2>;
                            };
                    };
    
                    port@1 {
                            reg = <1>;
    
                            csi2rx_out_grabber0: endpoint {
                                    remote-endpoint = <&grabber0_in_csi2rx>;
                            };
                    };
    
                    port@2 {
                            reg = <2>;
    
                            csi2rx_out_grabber1: endpoint {
                                    remote-endpoint = <&grabber1_in_csi2rx>;
                            };
                    };
    
                    port@3 {
                            reg = <3>;
    
                            csi2rx_out_grabber2: endpoint {
                                    remote-endpoint = <&grabber2_in_csi2rx>;
                            };
                    };
    
                    port@4 {
                            reg = <4>;
    
                            csi2rx_out_grabber3: endpoint {
                                    remote-endpoint = <&grabber3_in_csi2rx>;
                            };
                    };
            };
   };

Cache object: 5167bbd2ce9f624a4e213e24861e502a