The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/media/imx.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 Freescale i.MX Media Video Device
    2 =================================
    3 
    4 Video Media Controller node
    5 ---------------------------
    6 
    7 This is the media controller node for video capture support. It is a
    8 virtual device that lists the camera serial interface nodes that the
    9 media device will control.
   10 
   11 Required properties:
   12 - compatible : "fsl,imx-capture-subsystem";
   13 - ports      : Should contain a list of phandles pointing to camera
   14                 sensor interface ports of IPU devices
   15 
   16 example:
   17 
   18 capture-subsystem {
   19         compatible = "fsl,imx-capture-subsystem";
   20         ports = <&ipu1_csi0>, <&ipu1_csi1>;
   21 };
   22 
   23 
   24 mipi_csi2 node
   25 --------------
   26 
   27 This is the device node for the MIPI CSI-2 Receiver core in the i.MX
   28 SoC. This is a Synopsys Designware MIPI CSI-2 host controller core
   29 combined with a D-PHY core mixed into the same register block. In
   30 addition this device consists of an i.MX-specific "CSI2IPU gasket"
   31 glue logic, also controlled from the same register block. The CSI2IPU
   32 gasket demultiplexes the four virtual channel streams from the host
   33 controller's 32-bit output image bus onto four 16-bit parallel busses
   34 to the i.MX IPU CSIs.
   35 
   36 Required properties:
   37 - compatible    : "fsl,imx6-mipi-csi2";
   38 - reg           : physical base address and length of the register set;
   39 - clocks        : the MIPI CSI-2 receiver requires three clocks: hsi_tx
   40                   (the D-PHY clock), video_27m (D-PHY PLL reference
   41                   clock), and eim_podf;
   42 - clock-names   : must contain "dphy", "ref", "pix";
   43 - port@*        : five port nodes must exist, containing endpoints
   44                   connecting to the source and sink devices according to
   45                   of_graph bindings. The first port is an input port,
   46                   connecting with a MIPI CSI-2 source, and ports 1
   47                   through 4 are output ports connecting with parallel
   48                   bus sink endpoint nodes and correspond to the four
   49                   MIPI CSI-2 virtual channel outputs.
   50 
   51 Optional properties:
   52 - interrupts    : must contain two level-triggered interrupts,
   53                   in order: 100 and 101;

Cache object: d9aa8d1e45038c376196e7d9bcad0e53


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.