The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/memory-controllers/baikal,bt1-l2-ctl.yaml

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
    3 %YAML 1.2
    4 ---
    5 $id: http://devicetree.org/schemas/memory-controllers/baikal,bt1-l2-ctl.yaml#
    6 $schema: http://devicetree.org/meta-schemas/core.yaml#
    7 
    8 title: Baikal-T1 L2-cache Control Block
    9 
   10 maintainers:
   11   - Serge Semin <fancer.lancer@gmail.com>
   12 
   13 description: |
   14   By means of the System Controller Baikal-T1 SoC exposes a few settings to
   15   tune the MIPS P5600 CM2 L2 cache performance up. In particular it's possible
   16   to change the Tag, Data and Way-select RAM access latencies. Baikal-T1
   17   L2-cache controller block is responsible for the tuning. Its DT node is
   18   supposed to be a child of the system controller.
   19 
   20 properties:
   21   compatible:
   22     const: baikal,bt1-l2-ctl
   23 
   24   reg:
   25     maxItems: 1
   26 
   27   baikal,l2-ws-latency:
   28     $ref: /schemas/types.yaml#/definitions/uint32
   29     description: Cycles of latency for Way-select RAM accesses
   30     default: 0
   31     minimum: 0
   32     maximum: 3
   33 
   34   baikal,l2-tag-latency:
   35     $ref: /schemas/types.yaml#/definitions/uint32
   36     description: Cycles of latency for Tag RAM accesses
   37     default: 0
   38     minimum: 0
   39     maximum: 3
   40 
   41   baikal,l2-data-latency:
   42     $ref: /schemas/types.yaml#/definitions/uint32
   43     description: Cycles of latency for Data RAM accesses
   44     default: 1
   45     minimum: 0
   46     maximum: 3
   47 
   48 additionalProperties: false
   49 
   50 required:
   51   - compatible
   52 
   53 examples:
   54   - |
   55     l2@1f04d028 {
   56       compatible = "baikal,bt1-l2-ctl";
   57       reg = <0x1f04d028 0x004>;
   58 
   59       baikal,l2-ws-latency = <1>;
   60       baikal,l2-tag-latency = <1>;
   61       baikal,l2-data-latency = <2>;
   62     };
   63 ...

Cache object: a1fc1733a7e5b81cad1388acd566683e


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.