1 NVIDIA Tegra20 MC(Memory Controller)
2
3 Required properties:
4 - compatible : "nvidia,tegra20-mc-gart"
5 - reg : Should contain 2 register ranges: physical base address and length of
6 the controller's registers and the GART aperture respectively.
7 - clocks: Must contain an entry for each entry in clock-names.
8 See ../clocks/clock-bindings.txt for details.
9 - clock-names: Must include the following entries:
10 - mc: the module's clock input
11 - interrupts : Should contain MC General interrupt.
12 - #reset-cells : Should be 1. This cell represents memory client module ID.
13 The assignments may be found in header file <dt-bindings/memory/tegra20-mc.h>
14 or in the TRM documentation.
15 - #iommu-cells: Should be 0. This cell represents the number of cells in an
16 IOMMU specifier needed to encode an address. GART supports only a single
17 address space that is shared by all devices, therefore no additional
18 information needed for the address encoding.
19 - #interconnect-cells : Should be 1. This cell represents memory client.
20 The assignments may be found in header file <dt-bindings/memory/tegra20-mc.h>.
21
22 Example:
23 mc: memory-controller@7000f000 {
24 compatible = "nvidia,tegra20-mc-gart";
25 reg = <0x7000f000 0x400 /* controller registers */
26 0x58000000 0x02000000>; /* GART aperture */
27 clocks = <&tegra_car TEGRA20_CLK_MC>;
28 clock-names = "mc";
29 interrupts = <GIC_SPI 77 0x04>;
30 #reset-cells = <1>;
31 #iommu-cells = <0>;
32 #interconnect-cells = <1>;
33 };
34
35 video-codec@6001a000 {
36 compatible = "nvidia,tegra20-vde";
37 ...
38 resets = <&mc TEGRA20_MC_RESET_VDE>;
39 iommus = <&mc>;
40 };
Cache object: d8ea3b26677683d8b81b3428294994ba
|