The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/mips/mscc.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 * Microsemi MIPS CPUs
    2 
    3 Boards with a SoC of the Microsemi MIPS family shall have the following
    4 properties:
    5 
    6 Required properties:
    7 - compatible: "mscc,ocelot", "mscc,luton", "mscc,serval" or "mscc,jr2"
    8 
    9 
   10 * Other peripherals:
   11 
   12 o CPU chip regs:
   13 
   14 The SoC has a few registers (DEVCPU_GCB:CHIP_REGS) handling miscellaneous
   15 functionalities: chip ID, general purpose register for software use, reset
   16 controller, hardware status and configuration, efuses.
   17 
   18 Required properties:
   19 - compatible: Should be "mscc,ocelot-chip-regs", "simple-mfd", "syscon"
   20 - reg : Should contain registers location and length
   21 
   22 Example:
   23         syscon@71070000 {
   24                 compatible = "mscc,ocelot-chip-regs", "simple-mfd", "syscon";
   25                 reg = <0x71070000 0x1c>;
   26         };
   27 
   28 
   29 o CPU system control:
   30 
   31 The SoC has a few registers (ICPU_CFG:CPU_SYSTEM_CTRL) handling configuration of
   32 the CPU: 8 general purpose registers, reset control, CPU en/disabling, CPU
   33 endianness, CPU bus control, CPU status.
   34 
   35 Required properties:
   36 - compatible: Should be "mscc,ocelot-cpu-syscon", "syscon"
   37 - reg : Should contain registers location and length
   38 
   39 Example:
   40         syscon@70000000 {
   41                 compatible = "mscc,ocelot-cpu-syscon", "syscon";
   42                 reg = <0x70000000 0x2c>;
   43         };
   44 
   45 o HSIO regs:
   46 
   47 The SoC has a few registers (HSIO) handling miscellaneous functionalities:
   48 configuration and status of PLL5, RCOMP, SyncE, SerDes configurations and
   49 status, SerDes muxing and a thermal sensor.
   50 
   51 Required properties:
   52 - compatible: Should be "mscc,ocelot-hsio", "syscon", "simple-mfd"
   53 - reg : Should contain registers location and length
   54 
   55 Example:
   56         syscon@10d0000 {
   57                 compatible = "mscc,ocelot-hsio", "syscon", "simple-mfd";
   58                 reg = <0x10d0000 0x10000>;
   59         };

Cache object: 395523da99dbeed3a07e4c0ddf3ce7f0


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.