The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/net/renesas,ravb.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 * Renesas Electronics Ethernet AVB
    2 
    3 This file provides information on what the device node for the Ethernet AVB
    4 interface contains.
    5 
    6 Required properties:
    7 - compatible: Must contain one or more of the following:
    8       - "renesas,etheravb-r8a7742" for the R8A7742 SoC.
    9       - "renesas,etheravb-r8a7743" for the R8A7743 SoC.
   10       - "renesas,etheravb-r8a7744" for the R8A7744 SoC.
   11       - "renesas,etheravb-r8a7745" for the R8A7745 SoC.
   12       - "renesas,etheravb-r8a77470" for the R8A77470 SoC.
   13       - "renesas,etheravb-r8a7790" for the R8A7790 SoC.
   14       - "renesas,etheravb-r8a7791" for the R8A7791 SoC.
   15       - "renesas,etheravb-r8a7792" for the R8A7792 SoC.
   16       - "renesas,etheravb-r8a7793" for the R8A7793 SoC.
   17       - "renesas,etheravb-r8a7794" for the R8A7794 SoC.
   18       - "renesas,etheravb-rcar-gen2" as a fallback for the above
   19                 R-Car Gen2 and RZ/G1 devices.
   20 
   21       - "renesas,etheravb-r8a774a1" for the R8A774A1 SoC.
   22       - "renesas,etheravb-r8a774b1" for the R8A774B1 SoC.
   23       - "renesas,etheravb-r8a774c0" for the R8A774C0 SoC.
   24       - "renesas,etheravb-r8a774e1" for the R8A774E1 SoC.
   25       - "renesas,etheravb-r8a7795" for the R8A7795 SoC.
   26       - "renesas,etheravb-r8a7796" for the R8A77960 SoC.
   27       - "renesas,etheravb-r8a77961" for the R8A77961 SoC.
   28       - "renesas,etheravb-r8a77965" for the R8A77965 SoC.
   29       - "renesas,etheravb-r8a77970" for the R8A77970 SoC.
   30       - "renesas,etheravb-r8a77980" for the R8A77980 SoC.
   31       - "renesas,etheravb-r8a77990" for the R8A77990 SoC.
   32       - "renesas,etheravb-r8a77995" for the R8A77995 SoC.
   33       - "renesas,etheravb-rcar-gen3" as a fallback for the above
   34                 R-Car Gen3 and RZ/G2 devices.
   35 
   36         When compatible with the generic version, nodes must list the
   37         SoC-specific version corresponding to the platform first followed by
   38         the generic version.
   39 
   40 - reg: Offset and length of (1) the register block and (2) the stream buffer.
   41        The region for the register block is mandatory.
   42        The region for the stream buffer is optional, as it is only present on
   43        R-Car Gen2 and RZ/G1 SoCs, and on R-Car H3 (R8A7795), M3-W (R8A77960),
   44        M3-W+ (R8A77961), and M3-N (R8A77965).
   45 - interrupts: A list of interrupt-specifiers, one for each entry in
   46               interrupt-names.
   47               If interrupt-names is not present, an interrupt specifier
   48               for a single muxed interrupt.
   49 - phy-mode: see ethernet.txt file in the same directory.
   50 - phy-handle: see ethernet.txt file in the same directory.
   51 - #address-cells: number of address cells for the MDIO bus, must be equal to 1.
   52 - #size-cells: number of size cells on the MDIO bus, must be equal to 0.
   53 - clocks: clock phandle and specifier pair.
   54 - pinctrl-0: phandle, referring to a default pin configuration node.
   55 
   56 Optional properties:
   57 - interrupt-names: A list of interrupt names.
   58                    For the R-Car Gen 3 SoCs this property is mandatory;
   59                    it should include one entry per channel, named "ch%u",
   60                    where %u is the channel number ranging from 0 to 24.
   61                    For other SoCs this property is optional; if present
   62                    it should contain "mux" for a single muxed interrupt.
   63 - pinctrl-names: pin configuration state name ("default").
   64 - renesas,no-ether-link: boolean, specify when a board does not provide a proper
   65                          AVB_LINK signal.
   66 - renesas,ether-link-active-low: boolean, specify when the AVB_LINK signal is
   67                                  active-low instead of normal active-high.
   68 
   69 Example:
   70 
   71         ethernet@e6800000 {
   72                 compatible = "renesas,etheravb-r8a7795", "renesas,etheravb-rcar-gen3";
   73                 reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
   74                 interrupt-parent = <&gic>;
   75                 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
   76                              <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
   77                              <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
   78                              <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
   79                              <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
   80                              <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
   81                              <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
   82                              <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
   83                              <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
   84                              <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
   85                              <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
   86                              <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
   87                              <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
   88                              <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
   89                              <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
   90                              <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
   91                              <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
   92                              <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
   93                              <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
   94                              <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
   95                              <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
   96                              <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
   97                              <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
   98                              <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
   99                              <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
  100                 interrupt-names = "ch0", "ch1", "ch2", "ch3",
  101                                   "ch4", "ch5", "ch6", "ch7",
  102                                   "ch8", "ch9", "ch10", "ch11",
  103                                   "ch12", "ch13", "ch14", "ch15",
  104                                   "ch16", "ch17", "ch18", "ch19",
  105                                   "ch20", "ch21", "ch22", "ch23",
  106                                   "ch24";
  107                 clocks = <&cpg CPG_MOD 812>;
  108                 power-domains = <&cpg>;
  109                 phy-mode = "rgmii-id";
  110                 phy-handle = <&phy0>;
  111 
  112                 pinctrl-0 = <&ether_pins>;
  113                 pinctrl-names = "default";
  114                 renesas,no-ether-link;
  115                 #address-cells = <1>;
  116                 #size-cells = <0>;
  117 
  118                 phy0: ethernet-phy@0 {
  119                         rxc-skew-ps = <900>;
  120                         rxdv-skew-ps = <0>;
  121                         rxd0-skew-ps = <0>;
  122                         rxd1-skew-ps = <0>;
  123                         rxd2-skew-ps = <0>;
  124                         rxd3-skew-ps = <0>;
  125                         txc-skew-ps = <900>;
  126                         txen-skew-ps = <0>;
  127                         txd0-skew-ps = <0>;
  128                         txd1-skew-ps = <0>;
  129                         txd2-skew-ps = <0>;
  130                         txd3-skew-ps = <0>;
  131                         reg = <0>;
  132                         interrupt-parent = <&gpio2>;
  133                         interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
  134                 };
  135         };

Cache object: 792c57a2e42451ef5b2a7ccfdc826260


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.