1 * Freescale i.MX6 SLL IOMUX Controller
2
3 Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
4 and usage.
5
6 Required properties:
7 - compatible: "fsl,imx6sll-iomuxc"
8 - fsl,pins: each entry consists of 6 integers and represents the mux and config
9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
10 input_val> are specified using a PIN_FUNC_ID macro, which can be found in
11 imx6sll-pinfunc.h under device tree source folder. The last integer CONFIG is
12 the pad setting value like pull-up on this pin. Please refer to i.MX6SLL
13 Reference Manual for detailed CONFIG settings.
14
15 CONFIG bits definition:
16 PAD_CTL_LVE (1 << 22)
17 PAD_CTL_HYS (1 << 16)
18 PAD_CTL_PUS_100K_DOWN (0 << 14)
19 PAD_CTL_PUS_47K_UP (1 << 14)
20 PAD_CTL_PUS_100K_UP (2 << 14)
21 PAD_CTL_PUS_22K_UP (3 << 14)
22 PAD_CTL_PUE (1 << 13)
23 PAD_CTL_PKE (1 << 12)
24 PAD_CTL_ODE (1 << 11)
25 PAD_CTL_SPEED_LOW (0 << 6)
26 PAD_CTL_SPEED_MED (1 << 6)
27 PAD_CTL_SPEED_HIGH (3 << 6)
28 PAD_CTL_DSE_DISABLE (0 << 3)
29 PAD_CTL_DSE_260ohm (1 << 3)
30 PAD_CTL_DSE_130ohm (2 << 3)
31 PAD_CTL_DSE_87ohm (3 << 3)
32 PAD_CTL_DSE_65ohm (4 << 3)
33 PAD_CTL_DSE_52ohm (5 << 3)
34 PAD_CTL_DSE_43ohm (6 << 3)
35 PAD_CTL_DSE_37ohm (7 << 3)
36 PAD_CTL_SRE_FAST (1 << 0)
37 PAD_CTL_SRE_SLOW (0 << 0)
38
39 Refer to imx6sll-pinfunc.h in device tree source folder for all available
40 imx6sll PIN_FUNC_ID.
Cache object: 928d7dcbe06bf1f1a2f42a1b75567228
|