pinctrl-mt8192.yaml

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    2 %YAML 1.2
    3 ---
    4 $id: http://devicetree.org/schemas/pinctrl/pinctrl-mt8192.yaml#
    5 $schema: http://devicetree.org/meta-schemas/core.yaml#
    6 
    7 title: Mediatek MT8192 Pin Controller
    8 
    9 maintainers:
   10   - Sean Wang <sean.wang@mediatek.com>
   11 
   12 description: |
   13   The Mediatek's Pin controller is used to control SoC pins.
   14 
   15 properties:
   16   compatible:
   17     const: mediatek,mt8192-pinctrl
   18 
   19   gpio-controller: true
   20 
   21   '#gpio-cells':
   22     description: |
   23       Number of cells in GPIO specifier. Since the generic GPIO binding is used,
   24       the amount of cells must be specified as 2. See the below
   25       mentioned gpio binding representation for description of particular cells.
   26     const: 2
   27 
   28   gpio-ranges:
   29     description: gpio valid number range.
   30     maxItems: 1
   31 
   32   gpio-line-names: true
   33 
   34   reg:
   35     description: |
   36       Physical address base for gpio base registers. There are 11 GPIO
   37       physical address base in mt8192.
   38     maxItems: 11
   39 
   40   reg-names:
   41     description: |
   42       Gpio base register names.
   43     maxItems: 11
   44 
   45   interrupt-controller: true
   46 
   47   '#interrupt-cells':
   48     const: 2
   49 
   50   interrupts:
   51     description: The interrupt outputs to sysirq.
   52     maxItems: 1
   53 
   54 #PIN CONFIGURATION NODES
   55 patternProperties:
   56   '-pins$':
   57     type: object
   58     additionalProperties: false
   59     patternProperties:
   60       '^pins':
   61         type: object
   62         description: |
   63           A pinctrl node should contain at least one subnodes representing the
   64           pinctrl groups available on the machine. Each subnode will list the
   65           pins it needs, and how they should be configured, with regard to muxer
   66           configuration, pullups, drive strength, input enable/disable and
   67           input schmitt.
   68         $ref: "pinmux-node.yaml"
   69 
   70         properties:
   71           pinmux:
   72             description: |
   73               Integer array, represents gpio pin number and mux setting.
   74               Supported pin number and mux varies for different SoCs, and are defined
   75               as macros in dt-bindings/pinctrl/<soc>-pinfunc.h directly.
   76 
   77           drive-strength:
   78             description: |
   79               It can support some arguments, such as MTK_DRIVE_4mA, MTK_DRIVE_6mA, etc. See
   80               dt-bindings/pinctrl/mt65xx.h. It can only support 2/4/6/8/10/12/14/16mA in mt8192.
   81             enum: [2, 4, 6, 8, 10, 12, 14, 16]
   82 
   83           drive-strength-microamp:
   84             enum: [125, 250, 500, 1000]
   85 
   86           bias-pull-down:
   87             oneOf:
   88               - type: boolean
   89                 description: normal pull down.
   90               - enum: [100, 101, 102, 103]
   91                 description: PUPD/R1/R0 pull down type. See MTK_PUPD_SET_R1R0_
   92                   defines in dt-bindings/pinctrl/mt65xx.h.
   93               - enum: [200, 201, 202, 203]
   94                 description: RSEL pull down type. See MTK_PULL_SET_RSEL_
   95                   defines in dt-bindings/pinctrl/mt65xx.h.
   96 
   97           bias-pull-up:
   98             oneOf:
   99               - type: boolean
  100                 description: normal pull up.
  101               - enum: [100, 101, 102, 103]
  102                 description: PUPD/R1/R0 pull up type. See MTK_PUPD_SET_R1R0_
  103                   defines in dt-bindings/pinctrl/mt65xx.h.
  104               - enum: [200, 201, 202, 203]
  105                 description: RSEL pull up type. See MTK_PULL_SET_RSEL_
  106                   defines in dt-bindings/pinctrl/mt65xx.h.
  107 
  108           bias-disable: true
  109 
  110           output-high: true
  111 
  112           output-low: true
  113 
  114           input-enable: true
  115 
  116           input-disable: true
  117 
  118           input-schmitt-enable: true
  119 
  120           input-schmitt-disable: true
  121 
  122         required:
  123           - pinmux
  124 
  125         additionalProperties: false
  126 
  127 allOf:
  128   - $ref: "pinctrl.yaml#"
  129 
  130 required:
  131   - compatible
  132   - reg
  133   - interrupts
  134   - interrupt-controller
  135   - '#interrupt-cells'
  136   - gpio-controller
  137   - '#gpio-cells'
  138   - gpio-ranges
  139 
  140 additionalProperties: false
  141 
  142 examples:
  143   - |
  144             #include <dt-bindings/pinctrl/mt8192-pinfunc.h>
  145             #include <dt-bindings/interrupt-controller/arm-gic.h>
  146             pio: pinctrl@10005000 {
  147                     compatible = "mediatek,mt8192-pinctrl";
  148                     reg = <0x10005000 0x1000>,
  149                           <0x11c20000 0x1000>,
  150                           <0x11d10000 0x1000>,
  151                           <0x11d30000 0x1000>,
  152                           <0x11d40000 0x1000>,
  153                           <0x11e20000 0x1000>,
  154                           <0x11e70000 0x1000>,
  155                           <0x11ea0000 0x1000>,
  156                           <0x11f20000 0x1000>,
  157                           <0x11f30000 0x1000>,
  158                           <0x1000b000 0x1000>;
  159                     reg-names = "iocfg0", "iocfg_rm", "iocfg_bm",
  160                           "iocfg_bl", "iocfg_br", "iocfg_lm",
  161                           "iocfg_lb", "iocfg_rt", "iocfg_lt",
  162                           "iocfg_tl", "eint";
  163                     gpio-controller;
  164                     #gpio-cells = <2>;
  165                     gpio-ranges = <&pio 0 0 220>;
  166                     interrupt-controller;
  167                     interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
  168                     #interrupt-cells = <2>;
  169 
  170                     spi1-default-pins {
  171                             pins-cs-mosi-clk {
  172                                     pinmux = <PINMUX_GPIO157__FUNC_SPI1_A_CSB>,
  173                                              <PINMUX_GPIO159__FUNC_SPI1_A_MO>,
  174                                              <PINMUX_GPIO156__FUNC_SPI1_A_CLK>;
  175                                     bias-disable;
  176                             };
  177 
  178                             pins-miso {
  179                                     pinmux = <PINMUX_GPIO158__FUNC_SPI1_A_MI>;
  180                                     bias-pull-down;
  181                             };
  182                     };
  183             };

Cache object: a7358d0c6e1032120def8d4a41fea47c

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/contrib/device-tree/Bindings/pinctrl/pinctrl-mt8192.yaml

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/pinctrl/pinctrl-mt8192.yaml