keystone-reset.txt

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 * Device tree bindings for Texas Instruments keystone reset
    2 
    3 This node is intended to allow SoC reset in case of software reset
    4 of selected watchdogs.
    5 
    6 The Keystone SoCs can contain up to 4 watchdog timers to reset
    7 SoC. Each watchdog timer event input is connected to the Reset Mux
    8 block. The Reset Mux block can be configured to cause reset or not.
    9 
   10 Additionally soft or hard reset can be configured.
   11 
   12 Required properties:
   13 
   14 - compatible:           ti,keystone-reset
   15 
   16 - ti,syscon-pll:        phandle/offset pair. The phandle to syscon used to
   17                         access pll controller registers and the offset to use
   18                         reset control registers.
   19 
   20 - ti,syscon-dev:        phandle/offset pair. The phandle to syscon used to
   21                         access device state control registers and the offset
   22                         in order to use mux block registers for all watchdogs.
   23 
   24 Optional properties:
   25 
   26 - ti,soft-reset:        Boolean option indicating soft reset.
   27                         By default hard reset is used.
   28 
   29 - ti,wdt-list:          WDT list that can cause SoC reset. It's not related
   30                         to WDT driver, it's just needed to enable a SoC related
   31                         reset that's triggered by one of WDTs. The list is
   32                         in format: <0>, <2>; It can be in random order and
   33                         begins from 0 to 3, as keystone can contain up to 4 SoC
   34                         reset watchdogs and can be in random order.
   35 
   36 Example 1:
   37 Setup keystone reset so that in case software reset or
   38 WDT0 is triggered it issues hard reset for SoC.
   39 
   40 pllctrl: pll-controller@2310000 {
   41         compatible = "ti,keystone-pllctrl", "syscon";
   42         reg = <0x02310000 0x200>;
   43 };
   44 
   45 devctrl: device-state-control@2620000 {
   46         compatible = "ti,keystone-devctrl", "syscon";
   47         reg = <0x02620000 0x1000>;
   48 };
   49 
   50 rstctrl: reset-controller {
   51         compatible = "ti,keystone-reset";
   52         ti,syscon-pll = <&pllctrl 0xe4>;
   53         ti,syscon-dev = <&devctrl 0x328>;
   54         ti,wdt-list = <0>;
   55 };
   56 
   57 Example 2:
   58 Setup keystone reset so that in case of software reset or
   59 WDT0 or WDT2 is triggered it issues soft reset for SoC.
   60 
   61 rstctrl: reset-controller {
   62         compatible = "ti,keystone-reset";
   63         ti,syscon-pll = <&pllctrl 0xe4>;
   64         ti,syscon-dev = <&devctrl 0x328>;
   65         ti,wdt-list = <0>, <2>;
   66         ti,soft-reset;
   67 };

Cache object: 886f80ee710ea6c0ae960a25b09364b6

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/contrib/device-tree/Bindings/power/reset/keystone-reset.txt

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/power/reset/keystone-reset.txt