The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/reset/sirf,rstc.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10  
    1 CSR SiRFSoC Reset Controller
    2 ======================================
    3 
    4 Please also refer to reset.txt in this directory for common reset
    5 controller binding usage.
    6 
    7 Required properties:
    8 - compatible: Should be "sirf,prima2-rstc" or "sirf,marco-rstc"
    9 - reg: should be register base and length as documented in the
   10   datasheet
   11 - #reset-cells: 1, see below
   12 
   13 example:
   14 
   15 rstc: reset-controller@88010000 {
   16         compatible = "sirf,prima2-rstc";
   17         reg = <0x88010000 0x1000>;
   18         #reset-cells = <1>;
   19 };
   20 
   21 Specifying reset lines connected to IP modules
   22 ==============================================
   23 
   24 The reset controller(rstc) manages various reset sources. This module provides
   25 reset signals for most blocks in system. Those device nodes should specify the
   26 reset line on the rstc in their resets property, containing a phandle to the
   27 rstc device node and a RESET_INDEX specifying which module to reset, as described
   28 in reset.txt.
   29 
   30 For SiRFSoC, RESET_INDEX is just reset_bit defined in SW_RST0 and SW_RST1 registers.
   31 For modules whose rest_bit is in SW_RST0, its RESET_INDEX is 0~31. For modules whose
   32 rest_bit is in SW_RST1, its RESET_INDEX is 32~63.
   33 
   34 example:
   35 
   36 vpp@90020000 {
   37         compatible = "sirf,prima2-vpp";
   38         reg = <0x90020000 0x10000>;
   39         interrupts = <31>;
   40         clocks = <&clks 35>;
   41         resets = <&rstc 6>;
   42 };

Cache object: 8d7347e00d661611ca6728193b761336

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.