FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/scsi/hisilicon-sas.txt

     * HiSilicon SAS controller
     
     The HiSilicon SAS controller supports SAS/SATA.
     
     Main node required properties:
       - compatible : value should be as follows:
             (a) "hisilicon,hip05-sas-v1" for v1 hw in hip05 chipset
             (b) "hisilicon,hip06-sas-v2" for v2 hw in hip06 chipset
             (c) "hisilicon,hip07-sas-v2" for v2 hw in hip07 chipset
      - sas-addr : array of 8 bytes for host SAS address
      - reg : Contains two regions. The first is the address and length of the SAS
              register. The second is the address and length of CPLD register for
              SGPIO control. The second is optional, and should be set only when
              we use a CPLD for directly attached disk LED control.
      - hisilicon,sas-syscon: phandle of syscon used for sas control
      - ctrl-reset-reg : offset to controller reset register in ctrl reg
      - ctrl-reset-sts-reg : offset to controller reset status register in ctrl reg
      - ctrl-clock-ena-reg : offset to controller clock enable register in ctrl reg
      - queue-count : number of delivery and completion queues in the controller
      - phy-count : number of phys accessible by the controller
      - interrupts : For v1 hw: Interrupts for phys, completion queues, and fatal
                    sources; the interrupts are ordered in 3 groups, as follows:
                            - Phy interrupts
                            - Completion queue interrupts
                            - Fatal interrupts
                    Phy interrupts : Each phy has 3 interrupt sources:
                            - broadcast
                            - phyup
                            - abnormal
                    The phy interrupts are ordered into groups of 3 per phy
                    (broadcast, phyup, and abnormal) in increasing order.
                    Completion queue interrupts : each completion queue has 1
                            interrupt source.
                            The interrupts are ordered in increasing order.
                    Fatal interrupts : the fatal interrupts are ordered as follows:
                            - ECC
                            - AXI bus
                    For v2 hw: Interrupts for phys, Sata, and completion queues;
                    the interrupts are ordered in 3 groups, as follows:
                            - Phy interrupts
                            - Sata interrupts
                            - Completion queue interrupts
                    Phy interrupts : Each controller has 2 phy interrupts:
                            - phy up/down
                            - channel interrupt
                    Sata interrupts : Each phy on the controller has 1 Sata
                            interrupt. The interrupts are ordered in increasing
                            order.
                    Completion queue interrupts : each completion queue has 1
                            interrupt source. The interrupts are ordered in
                            increasing order.
    
    Optional main node properties:
     - hip06-sas-v2-quirk-amt : when set, indicates that the v2 controller has the
                                "am-max-transmissions" limitation.
     - hisilicon,signal-attenuation : array of 3 32-bit values, containing de-emphasis,
                    preshoot, and boost attenuation readings for the board. They
                    are used to describe the signal attenuation of the board. These
                    values' range is 7600 to 12400, and used to represent -24dB to
                    24dB.
                    The formula is "y = (x-10000)/10000". For example, 10478
                    means 4.78dB.
    
    Example:
            sas0: sas@c1000000 {
                    compatible = "hisilicon,hip05-sas-v1";
                    sas-addr = [50 01 88 20 16 00 00 0a];
                    reg = <0x0 0xc1000000 0x0 0x10000>;
                    hisilicon,sas-syscon = <&pcie_sas>;
                    ctrl-reset-reg = <0xa60>;
                    ctrl-reset-sts-reg = <0x5a30>;
                    ctrl-clock-ena-reg = <0x338>;
                    queue-count = <32>;
                    phy-count = <8>;
                    dma-coherent;
                    interrupt-parent = <&mbigen_dsa>;
                    interrupts =    <259 4>,<263 4>,<264 4>,/* phy0 */
                                    <269 4>,<273 4>,<274 4>,/* phy1 */
                                    <279 4>,<283 4>,<284 4>,/* phy2 */
                                    <289 4>,<293 4>,<294 4>,/* phy3 */
                                    <299 4>,<303 4>,<304 4>,/* phy4 */
                                    <309 4>,<313 4>,<314 4>,/* phy5 */
                                    <319 4>,<323 4>,<324 4>,/* phy6 */
                                    <329 4>,<333 4>,<334 4>,/* phy7 */
                                    <336 1>,<337 1>,<338 1>,/* cq0-2 */
                                    <339 1>,<340 1>,<341 1>,/* cq3-5 */
                                    <342 1>,<343 1>,<344 1>,/* cq6-8 */
                                    <345 1>,<346 1>,<347 1>,/* cq9-11 */
                                    <348 1>,<349 1>,<350 1>,/* cq12-14 */
                                    <351 1>,<352 1>,<353 1>,/* cq15-17 */
                                    <354 1>,<355 1>,<356 1>,/* cq18-20 */
                                    <357 1>,<358 1>,<359 1>,/* cq21-23 */
                                    <360 1>,<361 1>,<362 1>,/* cq24-26 */
                                    <363 1>,<364 1>,<365 1>,/* cq27-29 */
                                    <366 1>,<367 1>/* cq30-31 */
                                    <376 4>,/* fatal ecc */
                                    <381 4>;/* fatal axi */
            };

Cache object: ba3f598e11bb6024a81c7f0afdce81f5