vt8500-uart.txt

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 * VIA VT8500 and WonderMedia WM8xxx UART Controller
    2 
    3 Required properties:
    4 - compatible: should be "via,vt8500-uart" (for VIA/WonderMedia chips up to and
    5         including WM8850/WM8950), or "wm,wm8880-uart" (for WM8880 and later)
    6 
    7 - reg: base physical address of the controller and length of memory mapped
    8         region.
    9 
   10 - interrupts: hardware interrupt number
   11 
   12 - clocks: shall be the input parent clock phandle for the clock. This should
   13         be the 24Mhz reference clock.
   14 
   15 Aliases may be defined to ensure the correct ordering of the uarts.
   16 
   17 Example:
   18         aliases {
   19                 serial0 = &uart0;
   20         };
   21 
   22         uart0: serial@d8200000 {
   23                 compatible = "via,vt8500-uart";
   24                 reg = <0xd8200000 0x1040>;
   25                 interrupts = <32>;
   26                 clocks = <&clkuart0>;
   27         };

Cache object: a5702a88ef59f5474bcef04c609636e9

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/contrib/device-tree/Bindings/serial/vt8500-uart.txt

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/serial/vt8500-uart.txt