| 
     1 * Amlogic Audio FIFO controllers
    2 
    3 Required properties:
    4 - compatible: 'amlogic,axg-toddr' or
    5               'amlogic,axg-toddr' or
    6               'amlogic,g12a-frddr' or
    7               'amlogic,g12a-toddr' or
    8               'amlogic,sm1-frddr' or
    9               'amlogic,sm1-toddr'
   10 - reg: physical base address of the controller and length of memory
   11        mapped region.
   12 - interrupts: interrupt specifier for the fifo.
   13 - clocks: phandle to the fifo peripheral clock provided by the audio
   14           clock controller.
   15 - resets: list of reset phandle, one for each entry reset-names.
   16 - reset-names: should contain the following:
   17   * "arb" : memory ARB line (required)
   18   * "rst" : dedicated device reset line (optional)
   19 - #sound-dai-cells: must be 0.
   20 - amlogic,fifo-depth: The size of the controller's fifo in bytes. This
   21                       is useful for determining certain configuration such
   22                       as the flush threshold of the fifo
   23 
   24 Example of FRDDR A on the A113 SoC:
   25 
   26 frddr_a: audio-controller@1c0 {
   27         compatible = "amlogic,axg-frddr";
   28         reg = <0x0 0x1c0 0x0 0x1c>;
   29         #sound-dai-cells = <0>;
   30         interrupts = <GIC_SPI 88 IRQ_TYPE_EDGE_RISING>;
   31         clocks = <&clkc_audio AUD_CLKID_FRDDR_A>;
   32         resets = <&arb AXG_ARB_FRDDR_A>;
   33         fifo-depth = <512>;
   34 };
Cache object: 20096f028e5090ca1d11a69a4bf1c2e1 
 
 |