The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/Bindings/spi/spi-slave-mt27xx.txt

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 Binding for MTK SPI Slave controller
    2 
    3 Required properties:
    4 - compatible: should be one of the following.
    5     - mediatek,mt2712-spi-slave: for mt2712 platforms
    6     - mediatek,mt8195-spi-slave: for mt8195 platforms
    7 - reg: Address and length of the register set for the device.
    8 - interrupts: Should contain spi interrupt.
    9 - clocks: phandles to input clocks.
   10   It's clock gate, and should be <&infracfg CLK_INFRA_AO_SPI1>.
   11 - clock-names: should be "spi" for the clock gate.
   12 
   13 Optional properties:
   14 - assigned-clocks: it's mux clock, should be <&topckgen CLK_TOP_SPISLV_SEL>.
   15 - assigned-clock-parents: parent of mux clock.
   16   It's PLL, and should be one of the following.
   17    -  <&topckgen CLK_TOP_UNIVPLL1_D2>: specify parent clock 312MHZ.
   18                                        It's the default one.
   19    -  <&topckgen CLK_TOP_UNIVPLL1_D4>: specify parent clock 156MHZ.
   20    -  <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
   21    -  <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
   22 
   23 Example:
   24 - SoC Specific Portion:
   25 spis1: spi@10013000 {
   26         compatible = "mediatek,mt2712-spi-slave";
   27         reg = <0 0x10013000 0 0x100>;
   28         interrupts = <GIC_SPI 283 IRQ_TYPE_LEVEL_LOW>;
   29         clocks = <&infracfg CLK_INFRA_AO_SPI1>;
   30         clock-names = "spi";
   31         assigned-clocks = <&topckgen CLK_TOP_SPISLV_SEL>;
   32         assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL1_D2>;
   33 };

Cache object: 6d5ac72583aa647ac0010c40d968dba0


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.