| 
     1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    2 %YAML 1.2
    3 ---
    4 $id: http://devicetree.org/schemas/spi/spi-xilinx.yaml#
    5 $schema: http://devicetree.org/meta-schemas/core.yaml#
    6 
    7 title: Xilinx SPI controller Device Tree Bindings
    8 
    9 maintainers:
   10   - Michal Simek <michal.simek@xilinx.com>
   11 
   12 allOf:
   13   - $ref: "spi-controller.yaml#"
   14 
   15 properties:
   16   compatible:
   17     enum:
   18       - xlnx,xps-spi-2.00.a
   19       - xlnx,xps-spi-2.00.b
   20       - xlnx,axi-quad-spi-1.00.a
   21 
   22   reg:
   23     maxItems: 1
   24 
   25   interrupts:
   26     maxItems: 1
   27 
   28   xlnx,num-ss-bits:
   29     description: Number of chip selects used.
   30     minimum: 1
   31     maximum: 32
   32 
   33   xlnx,num-transfer-bits:
   34     description: Number of bits per transfer. This will be 8 if not specified.
   35     enum: [8, 16, 32]
   36     default: 8
   37 
   38 required:
   39   - compatible
   40   - reg
   41   - interrupts
   42 
   43 unevaluatedProperties: false
   44 
   45 examples:
   46   - |
   47     spi0: spi@41e00000 {
   48       compatible = "xlnx,xps-spi-2.00.a";
   49       interrupt-parent = <&intc>;
   50       interrupts = <0 31 1>;
   51       reg = <0x41e00000 0x10000>;
   52       xlnx,num-ss-bits = <0x1>;
   53       xlnx,num-transfer-bits = <32>;
   54     };
   55 ...
Cache object: 79104a44e91fc6c52271ed637ef7776e 
 
 |