| 
     1 MediaTek Timers
    2 ---------------
    3 
    4 MediaTek SoCs have different timers on different platforms,
    5 - CPUX (ARM/ARM64 System Timer)
    6 - GPT (General Purpose Timer)
    7 - SYST (System Timer)
    8 
    9 The proper timer will be selected automatically by driver.
   10 
   11 Required properties:
   12 - compatible should contain:
   13         For those SoCs that use GPT
   14         * "mediatek,mt2701-timer" for MT2701 compatible timers (GPT)
   15         * "mediatek,mt6580-timer" for MT6580 compatible timers (GPT)
   16         * "mediatek,mt6582-timer" for MT6582 compatible timers (GPT)
   17         * "mediatek,mt6589-timer" for MT6589 compatible timers (GPT)
   18         * "mediatek,mt7623-timer" for MT7623 compatible timers (GPT)
   19         * "mediatek,mt8127-timer" for MT8127 compatible timers (GPT)
   20         * "mediatek,mt8135-timer" for MT8135 compatible timers (GPT)
   21         * "mediatek,mt8173-timer" for MT8173 compatible timers (GPT)
   22         * "mediatek,mt8516-timer" for MT8516 compatible timers (GPT)
   23         * "mediatek,mt6577-timer" for MT6577 and all above compatible timers (GPT)
   24 
   25         For those SoCs that use SYST
   26         * "mediatek,mt8183-timer" for MT8183 compatible timers (SYST)
   27         * "mediatek,mt8186-timer" for MT8186 compatible timers (SYST)
   28         * "mediatek,mt8192-timer" for MT8192 compatible timers (SYST)
   29         * "mediatek,mt8195-timer" for MT8195 compatible timers (SYST)
   30         * "mediatek,mt7629-timer" for MT7629 compatible timers (SYST)
   31         * "mediatek,mt6765-timer" for MT6765 and all above compatible timers (SYST)
   32 
   33         For those SoCs that use CPUX
   34         * "mediatek,mt6795-systimer" for MT6795 compatible timers (CPUX)
   35 
   36 - reg: Should contain location and length for timer register.
   37 - clocks: Should contain system clock.
   38 
   39 Examples:
   40 
   41         timer@10008000 {
   42                 compatible = "mediatek,mt6577-timer";
   43                 reg = <0x10008000 0x80>;
   44                 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>;
   45                 clocks = <&system_clk>;
   46         };
Cache object: e376b58a22c40f63998bae9267c6d930 
 
 |