| 
     1 /* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
    2 /*
    3  * Copyright (c) 2016 BayLibre, SAS
    4  * Author: Neil Armstrong <narmstrong@baylibre.com>
    5  *
    6  * Copyright (c) 2018 Amlogic, inc.
    7  * Author: Qiufang Dai <qiufang.dai@amlogic.com>
    8  */
    9 
   10 #ifndef DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
   11 #define DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
   12 
   13 #define CLKID_AO_REMOTE         0
   14 #define CLKID_AO_I2C_MASTER     1
   15 #define CLKID_AO_I2C_SLAVE      2
   16 #define CLKID_AO_UART1          3
   17 #define CLKID_AO_UART2          4
   18 #define CLKID_AO_IR_BLASTER     5
   19 #define CLKID_AO_SAR_ADC        6
   20 #define CLKID_AO_CLK81          7
   21 #define CLKID_AO_SAR_ADC_SEL    8
   22 #define CLKID_AO_SAR_ADC_DIV    9
   23 #define CLKID_AO_SAR_ADC_CLK    10
   24 #define CLKID_AO_CTS_OSCIN      11
   25 #define CLKID_AO_32K_PRE        12
   26 #define CLKID_AO_32K_DIV        13
   27 #define CLKID_AO_32K_SEL        14
   28 #define CLKID_AO_32K            15
   29 #define CLKID_AO_CTS_RTC_OSCIN  16
   30 
   31 #endif
Cache object: d42c0d6d98fd9a82cb35bfa624f0f7d8 
 
 |