| 
     1 /* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
    2 /*
    3  * Copyright (c) 2016 BayLibre, SAS
    4  * Author: Neil Armstrong <narmstrong@baylibre.com>
    5  *
    6  * Copyright (c) 2018 Amlogic, inc.
    7  * Author: Qiufang Dai <qiufang.dai@amlogic.com>
    8  */
    9 
   10 #ifndef DT_BINDINGS_CLOCK_AMLOGIC_MESON_G12A_AOCLK
   11 #define DT_BINDINGS_CLOCK_AMLOGIC_MESON_G12A_AOCLK
   12 
   13 #define CLKID_AO_AHB            0
   14 #define CLKID_AO_IR_IN          1
   15 #define CLKID_AO_I2C_M0         2
   16 #define CLKID_AO_I2C_S0         3
   17 #define CLKID_AO_UART           4
   18 #define CLKID_AO_PROD_I2C       5
   19 #define CLKID_AO_UART2          6
   20 #define CLKID_AO_IR_OUT         7
   21 #define CLKID_AO_SAR_ADC        8
   22 #define CLKID_AO_MAILBOX        9
   23 #define CLKID_AO_M3             10
   24 #define CLKID_AO_AHB_SRAM       11
   25 #define CLKID_AO_RTI            12
   26 #define CLKID_AO_M4_FCLK        13
   27 #define CLKID_AO_M4_HCLK        14
   28 #define CLKID_AO_CLK81          15
   29 #define CLKID_AO_SAR_ADC_SEL    16
   30 #define CLKID_AO_SAR_ADC_CLK    18
   31 #define CLKID_AO_CTS_OSCIN      19
   32 #define CLKID_AO_32K            23
   33 #define CLKID_AO_CEC            27
   34 #define CLKID_AO_CTS_RTC_OSCIN  28
   35 
   36 #endif
Cache object: 12ddb4b98ec5620d9781a2fd88fa51a6 
 
 |