The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/include/dt-bindings/clock/jz4740-cgu.h

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 /* SPDX-License-Identifier: GPL-2.0 */
    2 /*
    3  * This header provides clock numbers for the ingenic,jz4740-cgu DT binding.
    4  *
    5  * They are roughly ordered as:
    6  *   - external clocks
    7  *   - PLLs
    8  *   - muxes/dividers in the order they appear in the jz4740 programmers manual
    9  *   - gates in order of their bit in the CLKGR* registers
   10  */
   11 
   12 #ifndef __DT_BINDINGS_CLOCK_JZ4740_CGU_H__
   13 #define __DT_BINDINGS_CLOCK_JZ4740_CGU_H__
   14 
   15 #define JZ4740_CLK_EXT          0
   16 #define JZ4740_CLK_RTC          1
   17 #define JZ4740_CLK_PLL          2
   18 #define JZ4740_CLK_PLL_HALF     3
   19 #define JZ4740_CLK_CCLK         4
   20 #define JZ4740_CLK_HCLK         5
   21 #define JZ4740_CLK_PCLK         6
   22 #define JZ4740_CLK_MCLK         7
   23 #define JZ4740_CLK_LCD          8
   24 #define JZ4740_CLK_LCD_PCLK     9
   25 #define JZ4740_CLK_I2S          10
   26 #define JZ4740_CLK_SPI          11
   27 #define JZ4740_CLK_MMC          12
   28 #define JZ4740_CLK_UHC          13
   29 #define JZ4740_CLK_UDC          14
   30 #define JZ4740_CLK_UART0        15
   31 #define JZ4740_CLK_UART1        16
   32 #define JZ4740_CLK_DMA          17
   33 #define JZ4740_CLK_IPU          18
   34 #define JZ4740_CLK_ADC          19
   35 #define JZ4740_CLK_I2C          20
   36 #define JZ4740_CLK_AIC          21
   37 #define JZ4740_CLK_TCU          22
   38 
   39 #endif /* __DT_BINDINGS_CLOCK_JZ4740_CGU_H__ */

Cache object: 145b583e94cdb32acb4db031a692aea7


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.