| 
     1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
    2 /*
    3  * Copyright (c) 2021, The Linux Foundation. All rights reserved.
    4  */
    5 
    6 #ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SC7280_H
    7 #define _DT_BINDINGS_CLK_QCOM_GPU_CC_SC7280_H
    8 
    9 /* GPU_CC clocks */
   10 #define GPU_CC_PLL0                             0
   11 #define GPU_CC_PLL1                             1
   12 #define GPU_CC_AHB_CLK                          2
   13 #define GPU_CC_CB_CLK                           3
   14 #define GPU_CC_CRC_AHB_CLK                      4
   15 #define GPU_CC_CX_GMU_CLK                       5
   16 #define GPU_CC_CX_SNOC_DVM_CLK                  6
   17 #define GPU_CC_CXO_AON_CLK                      7
   18 #define GPU_CC_CXO_CLK                          8
   19 #define GPU_CC_GMU_CLK_SRC                      9
   20 #define GPU_CC_GX_GMU_CLK                       10
   21 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK          11
   22 #define GPU_CC_HUB_AHB_DIV_CLK_SRC              12
   23 #define GPU_CC_HUB_AON_CLK                      13
   24 #define GPU_CC_HUB_CLK_SRC                      14
   25 #define GPU_CC_HUB_CX_INT_CLK                   15
   26 #define GPU_CC_HUB_CX_INT_DIV_CLK_SRC           16
   27 #define GPU_CC_MND1X_0_GFX3D_CLK                17
   28 #define GPU_CC_MND1X_1_GFX3D_CLK                18
   29 #define GPU_CC_SLEEP_CLK                        19
   30 
   31 /* GPU_CC power domains */
   32 #define GPU_CC_CX_GDSC                          0
   33 #define GPU_CC_GX_GDSC                          1
   34 
   35 #endif
Cache object: ab5605d90f3b9deec7075f77d7733f04 
 
 |