FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/include/dt-bindings/clock/r8a7794-clock.h

     /* SPDX-License-Identifier: GPL-2.0+
      *
      * Copyright (C) 2014 Renesas Electronics Corporation
      * Copyright 2013 Ideas On Board SPRL
      */
     
     #ifndef __DT_BINDINGS_CLOCK_R8A7794_H__
     #define __DT_BINDINGS_CLOCK_R8A7794_H__
     
    /* CPG */
    #define R8A7794_CLK_MAIN                0
    #define R8A7794_CLK_PLL0                1
    #define R8A7794_CLK_PLL1                2
    #define R8A7794_CLK_PLL3                3
    #define R8A7794_CLK_LB                  4
    #define R8A7794_CLK_QSPI                5
    #define R8A7794_CLK_SDH                 6
    #define R8A7794_CLK_SD0                 7
    #define R8A7794_CLK_RCAN                8
    
    /* MSTP0 */
    #define R8A7794_CLK_MSIOF0              0
    
    /* MSTP1 */
    #define R8A7794_CLK_VCP0                1
    #define R8A7794_CLK_VPC0                3
    #define R8A7794_CLK_TMU1                11
    #define R8A7794_CLK_3DG                 12
    #define R8A7794_CLK_2DDMAC              15
    #define R8A7794_CLK_FDP1_0              19
    #define R8A7794_CLK_TMU3                21
    #define R8A7794_CLK_TMU2                22
    #define R8A7794_CLK_CMT0                24
    #define R8A7794_CLK_TMU0                25
    #define R8A7794_CLK_VSP1_DU0            28
    #define R8A7794_CLK_VSP1_S              31
    
    /* MSTP2 */
    #define R8A7794_CLK_SCIFA2              2
    #define R8A7794_CLK_SCIFA1              3
    #define R8A7794_CLK_SCIFA0              4
    #define R8A7794_CLK_MSIOF2              5
    #define R8A7794_CLK_SCIFB0              6
    #define R8A7794_CLK_SCIFB1              7
    #define R8A7794_CLK_MSIOF1              8
    #define R8A7794_CLK_SCIFB2              16
    #define R8A7794_CLK_SYS_DMAC1           18
    #define R8A7794_CLK_SYS_DMAC0           19
    
    /* MSTP3 */
    #define R8A7794_CLK_SDHI2               11
    #define R8A7794_CLK_SDHI1               12
    #define R8A7794_CLK_SDHI0               14
    #define R8A7794_CLK_MMCIF0              15
    #define R8A7794_CLK_IIC0                18
    #define R8A7794_CLK_IIC1                23
    #define R8A7794_CLK_CMT1                29
    #define R8A7794_CLK_USBDMAC0            30
    #define R8A7794_CLK_USBDMAC1            31
    
    /* MSTP4 */
    #define R8A7794_CLK_IRQC                7
    #define R8A7794_CLK_INTC_SYS            8
    
    /* MSTP5 */
    #define R8A7794_CLK_AUDIO_DMAC0         2
    #define R8A7794_CLK_PWM                 23
    
    /* MSTP7 */
    #define R8A7794_CLK_EHCI                3
    #define R8A7794_CLK_HSUSB               4
    #define R8A7794_CLK_HSCIF2              13
    #define R8A7794_CLK_SCIF5               14
    #define R8A7794_CLK_SCIF4               15
    #define R8A7794_CLK_HSCIF1              16
    #define R8A7794_CLK_HSCIF0              17
    #define R8A7794_CLK_SCIF3               18
    #define R8A7794_CLK_SCIF2               19
    #define R8A7794_CLK_SCIF1               20
    #define R8A7794_CLK_SCIF0               21
    #define R8A7794_CLK_DU1                 23
    #define R8A7794_CLK_DU0                 24
    
    /* MSTP8 */
    #define R8A7794_CLK_VIN1                10
    #define R8A7794_CLK_VIN0                11
    #define R8A7794_CLK_ETHERAVB            12
    #define R8A7794_CLK_ETHER               13
    
    /* MSTP9 */
    #define R8A7794_CLK_GPIO6               5
    #define R8A7794_CLK_GPIO5               7
    #define R8A7794_CLK_GPIO4               8
    #define R8A7794_CLK_GPIO3               9
    #define R8A7794_CLK_GPIO2               10
    #define R8A7794_CLK_GPIO1               11
    #define R8A7794_CLK_GPIO0               12
    #define R8A7794_CLK_RCAN1               15
    #define R8A7794_CLK_RCAN0               16
   #define R8A7794_CLK_QSPI_MOD            17
   #define R8A7794_CLK_I2C5                25
   #define R8A7794_CLK_I2C4                27
   #define R8A7794_CLK_I2C3                28
   #define R8A7794_CLK_I2C2                29
   #define R8A7794_CLK_I2C1                30
   #define R8A7794_CLK_I2C0                31
   
   /* MSTP10 */
   #define R8A7794_CLK_SSI_ALL             5
   #define R8A7794_CLK_SSI9                6
   #define R8A7794_CLK_SSI8                7
   #define R8A7794_CLK_SSI7                8
   #define R8A7794_CLK_SSI6                9
   #define R8A7794_CLK_SSI5                10
   #define R8A7794_CLK_SSI4                11
   #define R8A7794_CLK_SSI3                12
   #define R8A7794_CLK_SSI2                13
   #define R8A7794_CLK_SSI1                14
   #define R8A7794_CLK_SSI0                15
   #define R8A7794_CLK_SCU_ALL             17
   #define R8A7794_CLK_SCU_DVC1            18
   #define R8A7794_CLK_SCU_DVC0            19
   #define R8A7794_CLK_SCU_CTU1_MIX1       20
   #define R8A7794_CLK_SCU_CTU0_MIX0       21
   #define R8A7794_CLK_SCU_SRC6            25
   #define R8A7794_CLK_SCU_SRC5            26
   #define R8A7794_CLK_SCU_SRC4            27
   #define R8A7794_CLK_SCU_SRC3            28
   #define R8A7794_CLK_SCU_SRC2            29
   #define R8A7794_CLK_SCU_SRC1            30
   
   /* MSTP11 */
   #define R8A7794_CLK_SCIFA3              6
   #define R8A7794_CLK_SCIFA4              7
   #define R8A7794_CLK_SCIFA5              8
   
   #endif /* __DT_BINDINGS_CLOCK_R8A7794_H__ */

Cache object: 88e76751659c62883c557a5cfea647c6