| 
     1 /* SPDX-License-Identifier: GPL-2.0 */
    2 /*
    3  * Interconnect framework driver for i.MX SoC
    4  *
    5  * Copyright (c) 2019-2020, NXP
    6  */
    7 
    8 #ifndef __DT_BINDINGS_INTERCONNECT_IMX8MN_H
    9 #define __DT_BINDINGS_INTERCONNECT_IMX8MN_H
   10 
   11 #define IMX8MN_ICN_NOC          1
   12 #define IMX8MN_ICS_DRAM         2
   13 #define IMX8MN_ICS_OCRAM        3
   14 #define IMX8MN_ICM_A53          4
   15 
   16 #define IMX8MN_ICM_GPU          5
   17 #define IMX8MN_ICN_GPU          6
   18 
   19 #define IMX8MN_ICM_CSI1         7
   20 #define IMX8MN_ICM_CSI2         8
   21 #define IMX8MN_ICM_ISI          9
   22 #define IMX8MN_ICM_LCDIF        10
   23 #define IMX8MN_ICN_MIPI         11
   24 
   25 #define IMX8MN_ICM_USB          12
   26 
   27 #define IMX8MN_ICM_SDMA2        13
   28 #define IMX8MN_ICM_SDMA3        14
   29 #define IMX8MN_ICN_AUDIO        15
   30 
   31 #define IMX8MN_ICN_ENET         16
   32 #define IMX8MN_ICM_ENET         17
   33 
   34 #define IMX8MN_ICM_NAND         18
   35 #define IMX8MN_ICM_SDMA1        19
   36 #define IMX8MN_ICM_USDHC1       20
   37 #define IMX8MN_ICM_USDHC2       21
   38 #define IMX8MN_ICM_USDHC3       22
   39 #define IMX8MN_ICN_MAIN         23
   40 
   41 #endif /* __DT_BINDINGS_INTERCONNECT_IMX8MN_H */
Cache object: e15b36b0d043df69a90055369cac8103 
 
 |