| 
     1 /* SPDX-License-Identifier: GPL-2.0-only */
    2 /*
    3  * Copyright (c) 2020 MediaTek Inc.
    4  * Author: Yong Wu <yong.wu@mediatek.com>
    5  */
    6 #ifndef __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_
    7 #define __DT_BINDINGS_MEMORY_MTK_MEMORY_PORT_H_
    8 
    9 #define MTK_LARB_NR_MAX                 32
   10 
   11 #define MTK_M4U_ID(larb, port)          (((larb) << 5) | (port))
   12 #define MTK_M4U_TO_LARB(id)             (((id) >> 5) & 0x1f)
   13 #define MTK_M4U_TO_PORT(id)             ((id) & 0x1f)
   14 
   15 #define MTK_IFAIOMMU_PERI_ID(port)      MTK_M4U_ID(0, port)
   16 
   17 #endif
Cache object: f9beede9a424042a9782e6dc5081cc9e 
 
 |