| 
     1 /* SPDX-License-Identifier: GPL-2.0 */
    2 /* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved. */
    3 
    4 #ifndef __ABI_MACH_T194_POWERGATE_T194_H_
    5 #define __ABI_MACH_T194_POWERGATE_T194_H_
    6 
    7 #define TEGRA194_POWER_DOMAIN_AUD       1
    8 #define TEGRA194_POWER_DOMAIN_DISP      2
    9 #define TEGRA194_POWER_DOMAIN_DISPB     3
   10 #define TEGRA194_POWER_DOMAIN_DISPC     4
   11 #define TEGRA194_POWER_DOMAIN_ISPA      5
   12 #define TEGRA194_POWER_DOMAIN_NVDECA    6
   13 #define TEGRA194_POWER_DOMAIN_NVJPG     7
   14 #define TEGRA194_POWER_DOMAIN_NVENCA    8
   15 #define TEGRA194_POWER_DOMAIN_NVENCB    9
   16 #define TEGRA194_POWER_DOMAIN_NVDECB    10
   17 #define TEGRA194_POWER_DOMAIN_SAX       11
   18 #define TEGRA194_POWER_DOMAIN_VE        12
   19 #define TEGRA194_POWER_DOMAIN_VIC       13
   20 #define TEGRA194_POWER_DOMAIN_XUSBA     14
   21 #define TEGRA194_POWER_DOMAIN_XUSBB     15
   22 #define TEGRA194_POWER_DOMAIN_XUSBC     16
   23 #define TEGRA194_POWER_DOMAIN_PCIEX8A   17
   24 #define TEGRA194_POWER_DOMAIN_PCIEX4A   18
   25 #define TEGRA194_POWER_DOMAIN_PCIEX1A   19
   26 #define TEGRA194_POWER_DOMAIN_PCIEX8B   21
   27 #define TEGRA194_POWER_DOMAIN_PVAA      22
   28 #define TEGRA194_POWER_DOMAIN_PVAB      23
   29 #define TEGRA194_POWER_DOMAIN_DLAA      24
   30 #define TEGRA194_POWER_DOMAIN_DLAB      25
   31 #define TEGRA194_POWER_DOMAIN_CV        26
   32 #define TEGRA194_POWER_DOMAIN_GPU       27
   33 #define TEGRA194_POWER_DOMAIN_MAX       27
   34 
   35 #endif
Cache object: 7b2dc385f8bd03ba1dac1290321b76e7 
 
 |