| 
     1 // SPDX-License-Identifier: GPL-2.0-only
    2 /*
    3  * Copyright (C) 2016 Synopsys, Inc. (www.synopsys.com)
    4  */
    5 
    6 / {
    7         compatible = "snps,arc";
    8         #address-cells = <1>;
    9         #size-cells = <1>;
   10         chosen { };
   11         aliases { };
   12 
   13         cpus {
   14                 #address-cells = <1>;
   15                 #size-cells = <0>;
   16 
   17                 cpu@0 {
   18                         device_type = "cpu";
   19                         compatible = "snps,archs38";
   20                         reg = <0>;
   21                         clocks = <&core_clk>;
   22                 };
   23         };
   24 
   25         /* TIMER0 with interrupt for clockevent */
   26         timer0 {
   27                 compatible = "snps,arc-timer";
   28                 interrupts = <16>;
   29                 interrupt-parent = <&core_intc>;
   30                 clocks = <&core_clk>;
   31         };
   32 
   33         /* 64-bit Local RTC: preferred clocksource for UP */
   34         rtc {
   35                 compatible = "snps,archs-timer-rtc";
   36                 clocks = <&core_clk>;
   37         };
   38 
   39         /* TIMER1 for free running clocksource: Fallback if rtc not found */
   40         timer1 {
   41                 compatible = "snps,arc-timer";
   42                 clocks = <&core_clk>;
   43         };
   44 
   45         memory {
   46                 device_type = "memory";
   47                 reg = <0x80000000 0x10000000>;  /* 256M */
   48         };
   49 };
Cache object: 2aaadc5eb057400b33bf9995dbf5188c 
 
 |