The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/armada-388-db.dts

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
    2 /*
    3  * Device Tree file for Marvell Armada 388 evaluation board
    4  * (DB-88F6820)
    5  *
    6  *  Copyright (C) 2014 Marvell
    7  *
    8  * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
    9  */
   10 
   11 /dts-v1/;
   12 #include "armada-388.dtsi"
   13 
   14 / {
   15         model = "Marvell Armada 385 Development Board";
   16         compatible = "marvell,a385-db", "marvell,armada388",
   17                 "marvell,armada385", "marvell,armada380";
   18 
   19         chosen {
   20                 stdout-path = "serial0:115200n8";
   21         };
   22 
   23         memory {
   24                 device_type = "memory";
   25                 reg = <0x00000000 0x10000000>; /* 256 MB */
   26         };
   27 
   28         soc {
   29                 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
   30                           MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
   31                           MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000
   32                           MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000
   33                           MBUS_ID(0x0c, 0x04) 0 0xf1200000 0x100000>;
   34 
   35                 internal-regs {
   36                         i2c@11000 {
   37                                 status = "okay";
   38                                 clock-frequency = <100000>;
   39                         };
   40 
   41                         i2c@11100 {
   42                                 status = "okay";
   43                                 clock-frequency = <100000>;
   44                         };
   45 
   46                         serial@12000 {
   47                                 status = "okay";
   48                         };
   49 
   50                         ethernet@30000 {
   51                                 status = "okay";
   52                                 phy = <&phy1>;
   53                                 phy-mode = "rgmii-id";
   54                                 buffer-manager = <&bm>;
   55                                 bm,pool-long = <2>;
   56                                 bm,pool-short = <3>;
   57                         };
   58 
   59                         usb@58000 {
   60                                 status = "ok";
   61                         };
   62 
   63                         ethernet@70000 {
   64                                 status = "okay";
   65                                 phy = <&phy0>;
   66                                 phy-mode = "rgmii-id";
   67                                 buffer-manager = <&bm>;
   68                                 bm,pool-long = <0>;
   69                                 bm,pool-short = <1>;
   70                         };
   71 
   72                         mdio@72004 {
   73                                 phy0: ethernet-phy@0 {
   74                                         reg = <0>;
   75                                 };
   76 
   77                                 phy1: ethernet-phy@1 {
   78                                         reg = <1>;
   79                                 };
   80                         };
   81 
   82                         sata@a8000 {
   83                                 status = "okay";
   84                         };
   85 
   86                         sata@e0000 {
   87                                 status = "okay";
   88                         };
   89 
   90                         bm@c8000 {
   91                                 status = "okay";
   92                         };
   93 
   94                         sdhci@d8000 {
   95                                 broken-cd;
   96                                 wp-inverted;
   97                                 bus-width = <8>;
   98                                 status = "okay";
   99                                 no-1-8-v;
  100                         };
  101 
  102                         usb3@f0000 {
  103                                 status = "okay";
  104                         };
  105 
  106                         usb3@f8000 {
  107                                 status = "okay";
  108                         };
  109                 };
  110 
  111                 bm-bppi {
  112                         status = "okay";
  113                 };
  114 
  115                 pcie {
  116                         status = "okay";
  117                         /*
  118                          * The two PCIe units are accessible through
  119                          * standard PCIe slots on the board.
  120                          */
  121                         pcie@1,0 {
  122                                 /* Port 0, Lane 0 */
  123                                 status = "okay";
  124                         };
  125                         pcie@2,0 {
  126                                 /* Port 1, Lane 0 */
  127                                 status = "okay";
  128                         };
  129                 };
  130         };
  131 };
  132 
  133 &spi0 {
  134         status = "okay";
  135 
  136         flash@0 {
  137                 #address-cells = <1>;
  138                 #size-cells = <1>;
  139                 compatible = "w25q32", "jedec,spi-nor";
  140                 reg = <0>; /* Chip select 0 */
  141                 spi-max-frequency = <108000000>;
  142         };
  143 };
  144 
  145 &nand_controller {
  146         status = "okay";
  147 
  148         nand@0 {
  149                 reg = <0>;
  150                 label = "pxa3xx_nand-0";
  151                 nand-rb = <0>;
  152                 marvell,nand-keep-config;
  153                 nand-on-flash-bbt;
  154                 nand-ecc-strength = <4>;
  155                 nand-ecc-step-size = <512>;
  156 
  157                 partitions {
  158                         compatible = "fixed-partitions";
  159                         #address-cells = <1>;
  160                         #size-cells = <1>;
  161 
  162                         partition@0 {
  163                                 label = "U-Boot";
  164                                 reg = <0 0x800000>;
  165                         };
  166                         partition@800000 {
  167                                 label = "Linux";
  168                                 reg = <0x800000 0x800000>;
  169                         };
  170                         partition@1000000 {
  171                                 label = "Filesystem";
  172                                 reg = <0x1000000 0x3f000000>;
  173                         };
  174                 };
  175         };
  176 };

Cache object: 30ea6051bc4e7c6e2fad91e54a087f48


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.