The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/ecx-common.dtsi

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 // SPDX-License-Identifier: GPL-2.0-only
    2 /*
    3  * Copyright 2011-2012 Calxeda, Inc.
    4  */
    5 
    6 / {
    7         chosen {
    8                 bootargs = "console=ttyAMA0";
    9         };
   10 
   11         psci {
   12                 compatible = "arm,psci";
   13                 method = "smc";
   14                 cpu_suspend = <0x84000002>;
   15                 cpu_off = <0x84000004>;
   16                 cpu_on = <0x84000006>;
   17         };
   18 
   19         soc {
   20                 #address-cells = <1>;
   21                 #size-cells = <1>;
   22                 compatible = "simple-bus";
   23                 interrupt-parent = <&intc>;
   24 
   25                 sata@ffe08000 {
   26                         compatible = "calxeda,hb-ahci";
   27                         reg = <0xffe08000 0x10000>;
   28                         interrupts = <0 83 4>;
   29                         dma-coherent;
   30                         calxeda,port-phys = < &combophy5 0>, <&combophy0 0>,
   31                                              <&combophy0 1>, <&combophy0 2>,
   32                                              <&combophy0 3>;
   33                         calxeda,sgpio-gpio =<&gpioh 5 1>, <&gpioh 6 1>,
   34                                             <&gpioh 7 1>;
   35                         calxeda,led-order = <4 0 1 2 3>;
   36                 };
   37 
   38                 sdhci@ffe0e000 {
   39                         compatible = "calxeda,hb-sdhci";
   40                         reg = <0xffe0e000 0x1000>;
   41                         interrupts = <0 90 4>;
   42                         clocks = <&eclk>;
   43                         status = "disabled";
   44                 };
   45 
   46                 ipc@fff20000 {
   47                         compatible = "arm,pl320", "arm,primecell";
   48                         reg = <0xfff20000 0x1000>;
   49                         interrupts = <0 7 4>;
   50                         clocks = <&pclk>;
   51                         clock-names = "apb_pclk";
   52                 };
   53 
   54                 gpioe: gpio@fff30000 {
   55                         #gpio-cells = <2>;
   56                         compatible = "arm,pl061", "arm,primecell";
   57                         gpio-controller;
   58                         reg = <0xfff30000 0x1000>;
   59                         interrupts = <0 14 4>;
   60                         clocks = <&pclk>;
   61                         clock-names = "apb_pclk";
   62                         status = "disabled";
   63                 };
   64 
   65                 gpiof: gpio@fff31000 {
   66                         #gpio-cells = <2>;
   67                         compatible = "arm,pl061", "arm,primecell";
   68                         gpio-controller;
   69                         reg = <0xfff31000 0x1000>;
   70                         interrupts = <0 15 4>;
   71                         clocks = <&pclk>;
   72                         clock-names = "apb_pclk";
   73                         status = "disabled";
   74                 };
   75 
   76                 gpiog: gpio@fff32000 {
   77                         #gpio-cells = <2>;
   78                         compatible = "arm,pl061", "arm,primecell";
   79                         gpio-controller;
   80                         reg = <0xfff32000 0x1000>;
   81                         interrupts = <0 16 4>;
   82                         clocks = <&pclk>;
   83                         clock-names = "apb_pclk";
   84                         status = "disabled";
   85                 };
   86 
   87                 gpioh: gpio@fff33000 {
   88                         #gpio-cells = <2>;
   89                         compatible = "arm,pl061", "arm,primecell";
   90                         gpio-controller;
   91                         reg = <0xfff33000 0x1000>;
   92                         interrupts = <0 17 4>;
   93                         clocks = <&pclk>;
   94                         clock-names = "apb_pclk";
   95                         status = "disabled";
   96                 };
   97 
   98                 timer@fff34000 {
   99                         compatible = "arm,sp804", "arm,primecell";
  100                         reg = <0xfff34000 0x1000>;
  101                         interrupts = <0 18 4>;
  102                         clocks = <&pclk>;
  103                         clock-names = "apb_pclk";
  104                 };
  105 
  106                 rtc@fff35000 {
  107                         compatible = "arm,pl031", "arm,primecell";
  108                         reg = <0xfff35000 0x1000>;
  109                         interrupts = <0 19 4>;
  110                         clocks = <&pclk>;
  111                         clock-names = "apb_pclk";
  112                 };
  113 
  114                 serial@fff36000 {
  115                         compatible = "arm,pl011", "arm,primecell";
  116                         reg = <0xfff36000 0x1000>;
  117                         interrupts = <0 20 4>;
  118                         clocks = <&pclk>, <&pclk>;
  119                         clock-names = "uartclk", "apb_pclk";
  120                 };
  121 
  122                 smic@fff3a000 {
  123                         compatible = "ipmi-smic";
  124                         device_type = "ipmi";
  125                         reg = <0xfff3a000 0x1000>;
  126                         interrupts = <0 24 4>;
  127                         reg-size = <4>;
  128                         reg-spacing = <4>;
  129                 };
  130 
  131                 sregs@fff3c000 {
  132                         compatible = "calxeda,hb-sregs";
  133                         reg = <0xfff3c000 0x1000>;
  134 
  135                         clocks {
  136                                 #address-cells = <1>;
  137                                 #size-cells = <0>;
  138 
  139                                 osc: oscillator {
  140                                         #clock-cells = <0>;
  141                                         compatible = "fixed-clock";
  142                                         clock-frequency = <33333000>;
  143                                 };
  144 
  145                                 ddrpll: ddrpll {
  146                                         #clock-cells = <0>;
  147                                         compatible = "calxeda,hb-pll-clock";
  148                                         clocks = <&osc>;
  149                                         reg = <0x108>;
  150                                 };
  151 
  152                                 a9pll: a9pll {
  153                                         #clock-cells = <0>;
  154                                         compatible = "calxeda,hb-pll-clock";
  155                                         clocks = <&osc>;
  156                                         reg = <0x100>;
  157                                 };
  158 
  159                                 a9periphclk: a9periphclk {
  160                                         #clock-cells = <0>;
  161                                         compatible = "calxeda,hb-a9periph-clock";
  162                                         clocks = <&a9pll>;
  163                                         reg = <0x104>;
  164                                 };
  165 
  166                                 a9bclk: a9bclk {
  167                                         #clock-cells = <0>;
  168                                         compatible = "calxeda,hb-a9bus-clock";
  169                                         clocks = <&a9pll>;
  170                                         reg = <0x104>;
  171                                 };
  172 
  173                                 emmcpll: emmcpll {
  174                                         #clock-cells = <0>;
  175                                         compatible = "calxeda,hb-pll-clock";
  176                                         clocks = <&osc>;
  177                                         reg = <0x10C>;
  178                                 };
  179 
  180                                 eclk: eclk {
  181                                         #clock-cells = <0>;
  182                                         compatible = "calxeda,hb-emmc-clock";
  183                                         clocks = <&emmcpll>;
  184                                         reg = <0x114>;
  185                                 };
  186 
  187                                 pclk: pclk {
  188                                         #clock-cells = <0>;
  189                                         compatible = "fixed-clock";
  190                                         clock-frequency = <150000000>;
  191                                 };
  192                         };
  193                 };
  194 
  195                 dma@fff3d000 {
  196                         compatible = "arm,pl330", "arm,primecell";
  197                         reg = <0xfff3d000 0x1000>;
  198                         interrupts = <0 92 4>;
  199                         clocks = <&pclk>;
  200                         clock-names = "apb_pclk";
  201                 };
  202 
  203                 ethernet@fff50000 {
  204                         compatible = "calxeda,hb-xgmac";
  205                         reg = <0xfff50000 0x1000>;
  206                         interrupts = <0 77 4>, <0 78 4>, <0 79 4>;
  207                         dma-coherent;
  208                 };
  209 
  210                 ethernet@fff51000 {
  211                         compatible = "calxeda,hb-xgmac";
  212                         reg = <0xfff51000 0x1000>;
  213                         interrupts = <0 80 4>, <0 81 4>, <0 82 4>;
  214                         dma-coherent;
  215                 };
  216 
  217                 combophy0: combo-phy@fff58000 {
  218                         compatible = "calxeda,hb-combophy";
  219                         #phy-cells = <1>;
  220                         reg = <0xfff58000 0x1000>;
  221                         phydev = <5>;
  222                 };
  223 
  224                 combophy5: combo-phy@fff5d000 {
  225                         compatible = "calxeda,hb-combophy";
  226                         #phy-cells = <1>;
  227                         reg = <0xfff5d000 0x1000>;
  228                         phydev = <31>;
  229                 };
  230         };
  231 };

Cache object: f2f41e85f7371e436f955299ec4b0f21


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.