The Design and Implementation of the FreeBSD Operating System, Second Edition
Now available: The Design and Implementation of the FreeBSD Operating System (Second Edition)


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/emev2.dtsi

Version: -  FREEBSD  -  FREEBSD-13-STABLE  -  FREEBSD-13-0  -  FREEBSD-12-STABLE  -  FREEBSD-12-0  -  FREEBSD-11-STABLE  -  FREEBSD-11-0  -  FREEBSD-10-STABLE  -  FREEBSD-10-0  -  FREEBSD-9-STABLE  -  FREEBSD-9-0  -  FREEBSD-8-STABLE  -  FREEBSD-8-0  -  FREEBSD-7-STABLE  -  FREEBSD-7-0  -  FREEBSD-6-STABLE  -  FREEBSD-6-0  -  FREEBSD-5-STABLE  -  FREEBSD-5-0  -  FREEBSD-4-STABLE  -  FREEBSD-3-STABLE  -  FREEBSD22  -  l41  -  OPENBSD  -  linux-2.6  -  MK84  -  PLAN9  -  xnu-8792 
SearchContext: -  none  -  3  -  10 

    1 // SPDX-License-Identifier: GPL-2.0
    2 /*
    3  * Device Tree Source for the Emma Mobile EV2 SoC
    4  *
    5  * Copyright (C) 2012 Renesas Solutions Corp.
    6  */
    7 
    8 #include <dt-bindings/interrupt-controller/arm-gic.h>
    9 #include <dt-bindings/interrupt-controller/irq.h>
   10 
   11 / {
   12         compatible = "renesas,emev2";
   13         interrupt-parent = <&gic>;
   14         #address-cells = <1>;
   15         #size-cells = <1>;
   16 
   17         aliases {
   18                 gpio0 = &gpio0;
   19                 gpio1 = &gpio1;
   20                 gpio2 = &gpio2;
   21                 gpio3 = &gpio3;
   22                 gpio4 = &gpio4;
   23                 i2c0 = &iic0;
   24                 i2c1 = &iic1;
   25         };
   26 
   27         cpus {
   28                 #address-cells = <1>;
   29                 #size-cells = <0>;
   30 
   31                 cpu0: cpu@0 {
   32                         device_type = "cpu";
   33                         compatible = "arm,cortex-a9";
   34                         reg = <0>;
   35                         clock-frequency = <533000000>;
   36                 };
   37                 cpu1: cpu@1 {
   38                         device_type = "cpu";
   39                         compatible = "arm,cortex-a9";
   40                         reg = <1>;
   41                         clock-frequency = <533000000>;
   42                 };
   43         };
   44 
   45         gic: interrupt-controller@e0020000 {
   46                 compatible = "arm,pl390";
   47                 interrupt-controller;
   48                 #interrupt-cells = <3>;
   49                 reg = <0xe0028000 0x1000>,
   50                       <0xe0020000 0x0100>;
   51         };
   52 
   53         pmu {
   54                 compatible = "arm,cortex-a9-pmu";
   55                 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
   56                              <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
   57                 interrupt-affinity = <&cpu0>, <&cpu1>;
   58         };
   59 
   60         clocks@e0110000 {
   61                 compatible = "renesas,emev2-smu";
   62                 reg = <0xe0110000 0x10000>;
   63                 #address-cells = <2>;
   64                 #size-cells = <0>;
   65 
   66                 c32ki: c32ki {
   67                         compatible = "fixed-clock";
   68                         clock-frequency = <32768>;
   69                         #clock-cells = <0>;
   70                 };
   71                 iic0_sclkdiv: iic0_sclkdiv@624,0 {
   72                         compatible = "renesas,emev2-smu-clkdiv";
   73                         reg = <0x624 0>;
   74                         clocks = <&pll3_fo>;
   75                         #clock-cells = <0>;
   76                 };
   77                 iic0_sclk: iic0_sclk@48c,1 {
   78                         compatible = "renesas,emev2-smu-gclk";
   79                         reg = <0x48c 1>;
   80                         clocks = <&iic0_sclkdiv>;
   81                         #clock-cells = <0>;
   82                 };
   83                 iic1_sclkdiv: iic1_sclkdiv@624,16 {
   84                         compatible = "renesas,emev2-smu-clkdiv";
   85                         reg = <0x624 16>;
   86                         clocks = <&pll3_fo>;
   87                         #clock-cells = <0>;
   88                 };
   89                 iic1_sclk: iic1_sclk@490,1 {
   90                         compatible = "renesas,emev2-smu-gclk";
   91                         reg = <0x490 1>;
   92                         clocks = <&iic1_sclkdiv>;
   93                         #clock-cells = <0>;
   94                 };
   95                 pll3_fo: pll3_fo {
   96                         compatible = "fixed-factor-clock";
   97                         clocks = <&c32ki>;
   98                         clock-div = <1>;
   99                         clock-mult = <7000>;
  100                         #clock-cells = <0>;
  101                 };
  102                 usia_u0_sclkdiv: usia_u0_sclkdiv@610,0 {
  103                         compatible = "renesas,emev2-smu-clkdiv";
  104                         reg = <0x610 0>;
  105                         clocks = <&pll3_fo>;
  106                         #clock-cells = <0>;
  107                 };
  108                 usib_u1_sclkdiv: usib_u1_sclkdiv@65c,0 {
  109                         compatible = "renesas,emev2-smu-clkdiv";
  110                         reg = <0x65c 0>;
  111                         clocks = <&pll3_fo>;
  112                         #clock-cells = <0>;
  113                 };
  114                 usib_u2_sclkdiv: usib_u2_sclkdiv@65c,16 {
  115                         compatible = "renesas,emev2-smu-clkdiv";
  116                         reg = <0x65c 16>;
  117                         clocks = <&pll3_fo>;
  118                         #clock-cells = <0>;
  119                 };
  120                 usib_u3_sclkdiv: usib_u3_sclkdiv@660,0 {
  121                         compatible = "renesas,emev2-smu-clkdiv";
  122                         reg = <0x660 0>;
  123                         clocks = <&pll3_fo>;
  124                         #clock-cells = <0>;
  125                 };
  126                 usia_u0_sclk: usia_u0_sclk@4a0,1 {
  127                         compatible = "renesas,emev2-smu-gclk";
  128                         reg = <0x4a0 1>;
  129                         clocks = <&usia_u0_sclkdiv>;
  130                         #clock-cells = <0>;
  131                 };
  132                 usib_u1_sclk: usib_u1_sclk@4b8,1 {
  133                         compatible = "renesas,emev2-smu-gclk";
  134                         reg = <0x4b8 1>;
  135                         clocks = <&usib_u1_sclkdiv>;
  136                         #clock-cells = <0>;
  137                 };
  138                 usib_u2_sclk: usib_u2_sclk@4bc,1 {
  139                         compatible = "renesas,emev2-smu-gclk";
  140                         reg = <0x4bc 1>;
  141                         clocks = <&usib_u2_sclkdiv>;
  142                         #clock-cells = <0>;
  143                 };
  144                 usib_u3_sclk: usib_u3_sclk@4c0,1 {
  145                         compatible = "renesas,emev2-smu-gclk";
  146                         reg = <0x4c0 1>;
  147                         clocks = <&usib_u3_sclkdiv>;
  148                         #clock-cells = <0>;
  149                 };
  150                 sti_sclk: sti_sclk@528,1 {
  151                         compatible = "renesas,emev2-smu-gclk";
  152                         reg = <0x528 1>;
  153                         clocks = <&c32ki>;
  154                         #clock-cells = <0>;
  155                 };
  156         };
  157 
  158         timer@e0180000 {
  159                 compatible = "renesas,em-sti";
  160                 reg = <0xe0180000 0x54>;
  161                 interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
  162                 clocks = <&sti_sclk>;
  163                 clock-names = "sclk";
  164         };
  165 
  166         uart0: serial@e1020000 {
  167                 compatible = "renesas,em-uart";
  168                 reg = <0xe1020000 0x38>;
  169                 interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
  170                 clocks = <&usia_u0_sclk>;
  171                 clock-names = "sclk";
  172         };
  173 
  174         uart1: serial@e1030000 {
  175                 compatible = "renesas,em-uart";
  176                 reg = <0xe1030000 0x38>;
  177                 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
  178                 clocks = <&usib_u1_sclk>;
  179                 clock-names = "sclk";
  180         };
  181 
  182         uart2: serial@e1040000 {
  183                 compatible = "renesas,em-uart";
  184                 reg = <0xe1040000 0x38>;
  185                 interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
  186                 clocks = <&usib_u2_sclk>;
  187                 clock-names = "sclk";
  188         };
  189 
  190         uart3: serial@e1050000 {
  191                 compatible = "renesas,em-uart";
  192                 reg = <0xe1050000 0x38>;
  193                 interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
  194                 clocks = <&usib_u3_sclk>;
  195                 clock-names = "sclk";
  196         };
  197 
  198         pfc: pinctrl@e0140200 {
  199                 compatible = "renesas,pfc-emev2";
  200                 reg = <0xe0140200 0x100>;
  201         };
  202 
  203         gpio0: gpio@e0050000 {
  204                 compatible = "renesas,em-gio";
  205                 reg = <0xe0050000 0x2c>, <0xe0050040 0x20>;
  206                 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
  207                              <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
  208                 gpio-controller;
  209                 gpio-ranges = <&pfc 0 0 32>;
  210                 #gpio-cells = <2>;
  211                 ngpios = <32>;
  212                 interrupt-controller;
  213                 #interrupt-cells = <2>;
  214         };
  215 
  216         gpio1: gpio@e0050080 {
  217                 compatible = "renesas,em-gio";
  218                 reg = <0xe0050080 0x2c>, <0xe00500c0 0x20>;
  219                 interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
  220                              <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
  221                 gpio-controller;
  222                 gpio-ranges = <&pfc 0 32 32>;
  223                 #gpio-cells = <2>;
  224                 ngpios = <32>;
  225                 interrupt-controller;
  226                 #interrupt-cells = <2>;
  227         };
  228 
  229         gpio2: gpio@e0050100 {
  230                 compatible = "renesas,em-gio";
  231                 reg = <0xe0050100 0x2c>, <0xe0050140 0x20>;
  232                 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
  233                              <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
  234                 gpio-controller;
  235                 gpio-ranges = <&pfc 0 64 32>;
  236                 #gpio-cells = <2>;
  237                 ngpios = <32>;
  238                 interrupt-controller;
  239                 #interrupt-cells = <2>;
  240         };
  241 
  242         gpio3: gpio@e0050180 {
  243                 compatible = "renesas,em-gio";
  244                 reg = <0xe0050180 0x2c>, <0xe00501c0 0x20>;
  245                 interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
  246                              <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
  247                 gpio-controller;
  248                 gpio-ranges = <&pfc 0 96 32>;
  249                 #gpio-cells = <2>;
  250                 ngpios = <32>;
  251                 interrupt-controller;
  252                 #interrupt-cells = <2>;
  253         };
  254 
  255         gpio4: gpio@e0050200 {
  256                 compatible = "renesas,em-gio";
  257                 reg = <0xe0050200 0x2c>, <0xe0050240 0x20>;
  258                 interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
  259                              <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
  260                 gpio-controller;
  261                 gpio-ranges = <&pfc 0 128 31>;
  262                 #gpio-cells = <2>;
  263                 ngpios = <31>;
  264                 interrupt-controller;
  265                 #interrupt-cells = <2>;
  266         };
  267 
  268         iic0: i2c@e0070000 {
  269                 #address-cells = <1>;
  270                 #size-cells = <0>;
  271                 compatible = "renesas,iic-emev2";
  272                 reg = <0xe0070000 0x28>;
  273                 interrupts = <GIC_SPI 32 IRQ_TYPE_EDGE_RISING>;
  274                 clocks = <&iic0_sclk>;
  275                 clock-names = "sclk";
  276                 status = "disabled";
  277         };
  278 
  279         iic1: i2c@e10a0000 {
  280                 #address-cells = <1>;
  281                 #size-cells = <0>;
  282                 compatible = "renesas,iic-emev2";
  283                 reg = <0xe10a0000 0x28>;
  284                 interrupts = <GIC_SPI 33 IRQ_TYPE_EDGE_RISING>;
  285                 clocks = <&iic1_sclk>;
  286                 clock-names = "sclk";
  287                 status = "disabled";
  288         };
  289 };

Cache object: d9a510f47bcf81587a129fe85cc1e4a7


[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]


This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.