exynos3250-artik5-eval.dts

Version: - FREEBSD - FREEBSD-13-STABLE - FREEBSD-13-0 - FREEBSD-12-STABLE - FREEBSD-12-0 - FREEBSD-11-STABLE - FREEBSD-11-0 - FREEBSD-10-STABLE - FREEBSD-10-0 - FREEBSD-9-STABLE - FREEBSD-9-0 - FREEBSD-8-STABLE - FREEBSD-8-0 - FREEBSD-7-STABLE - FREEBSD-7-0 - FREEBSD-6-STABLE - FREEBSD-6-0 - FREEBSD-5-STABLE - FREEBSD-5-0 - FREEBSD-4-STABLE - FREEBSD-3-STABLE - FREEBSD22 - l41 - OPENBSD - linux-2.6 - MK84 - PLAN9 - xnu-8792
SearchContext: - none - 3 - 10

    1 // SPDX-License-Identifier: GPL-2.0
    2 /*
    3  * Samsung's Exynos3250 based ARTIK5 evaluation board device tree source
    4  *
    5  * Copyright (c) 2016 Samsung Electronics Co., Ltd.
    6  *              http://www.samsung.com
    7  *
    8  * Device tree source file for Samsung's ARTIK5 evaluation board
    9  * which is based on Samsung Exynos3250 SoC.
   10  */
   11 
   12 /dts-v1/;
   13 #include "exynos3250-artik5.dtsi"
   14 
   15 / {
   16         model = "Samsung ARTIK5 evaluation board";
   17         compatible = "samsung,artik5-eval", "samsung,artik5",
   18                         "samsung,exynos3250", "samsung,exynos3";
   19 };
   20 
   21 &mshc_2 {
   22         cap-sd-highspeed;
   23         disable-wp;
   24         vqmmc-supply = <&ldo3_reg>;
   25         card-detect-delay = <200>;
   26         clock-frequency = <100000000>;
   27         max-frequency = <100000000>;
   28         samsung,dw-mshc-ciu-div = <1>;
   29         samsung,dw-mshc-sdr-timing = <0 1>;
   30         samsung,dw-mshc-ddr-timing = <1 2>;
   31         pinctrl-names = "default";
   32         pinctrl-0 = <&sd2_cmd &sd2_clk &sd2_cd &sd2_bus1 &sd2_bus4>;
   33         bus-width = <4>;
   34         status = "okay";
   35 };
   36 
   37 &serial_2 {
   38         status = "okay";
   39 };
   40 
   41 &spi_0 {
   42         status = "okay";
   43         cs-gpios = <&gpx3 4 GPIO_ACTIVE_LOW>, <0>;
   44 
   45         assigned-clocks = <&cmu CLK_MOUT_SPI0>, <&cmu CLK_DIV_SPI0>,
   46                           <&cmu CLK_DIV_SPI0_PRE>, <&cmu CLK_SCLK_SPI0>;
   47         assigned-clock-parents = <&cmu CLK_DIV_MPLL_PRE>, /* for: CLK_MOUT_SPI0 */
   48                                  <&cmu CLK_MOUT_SPI0>,    /* for: CLK_DIV_SPI0 */
   49                                  <&cmu CLK_DIV_SPI0>,     /* for: CLK_DIV_SPI0_PRE */
   50                                  <&cmu CLK_DIV_SPI0_PRE>; /* for: CLK_SCLK_SPI0 */
   51 
   52         ethernet@0 {
   53                 compatible = "asix,ax88796c";
   54                 reg = <0x0>;
   55                 local-mac-address = [00 00 00 00 00 00]; /* Filled in by a boot-loader */
   56                 interrupt-parent = <&gpx2>;
   57                 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
   58                 spi-max-frequency = <40000000>;
   59                 reset-gpios = <&gpe0 2 GPIO_ACTIVE_LOW>;
   60 
   61                 controller-data {
   62                         samsung,spi-feedback-delay = <2>;
   63                 };
   64         };
   65 };

Cache object: 173270b8f40402f76fc6b64e00ca61eb

[ source navigation ] [ diff markup ] [ identifier search ] [ freetext search ] [ file search ] [ list types ] [ track identifier ]

This page is part of the FreeBSD/Linux Linux Kernel Cross-Reference, and was automatically generated using a modified version of the LXR engine.

FreeBSD/Linux Kernel Cross Reference sys/contrib/device-tree/src/arm/exynos3250-artik5-eval.dts

FreeBSD/Linux Kernel Cross Reference
sys/contrib/device-tree/src/arm/exynos3250-artik5-eval.dts